Gwenhael Goavec-Merou
|
1ab454359f
|
ftdiJtagMPSSE,ftdipp_mpsse: fix verbose level -> must be an int8_t not uint8_t
|
2022-01-19 18:42:15 +01:00 |
|
Gwenhael Goavec-Merou
|
ffa90fb6fb
|
ftdipp_mpsse: better verbose level
|
2021-12-22 19:08:44 +01:00 |
|
Gwenhael Goavec-Merou
|
952084cd1d
|
all jtag interface: don't convert verbosity level to bool
|
2021-11-11 17:42:51 +01:00 |
|
Gwenhael Goavec-Merou
|
745844f0a0
|
ftdipp_mpsse: check mpsse_write return value
|
2021-11-06 10:33:48 +01:00 |
|
Gwenhael Goavec-Merou
|
57c0f16be4
|
ftdipp_mpsse: typo in setClkFreq
|
2021-09-16 07:41:05 +02:00 |
|
Gwenhael Goavec-Merou
|
651fdd8beb
|
ftdixx: improve workaround for arty. Not required with a classic ft2232
|
2021-07-14 19:09:39 +02:00 |
|
Gwenhael Goavec-Merou
|
594f065116
|
ftdipp_mpsse: use runtime_error instead of simple exception
|
2021-07-12 08:05:25 +02:00 |
|
Gwenhael Goavec-Merou
|
8f95303daf
|
move to APACHE-2.0 license
|
2021-06-26 15:24:07 +02:00 |
|
Gwenhael Goavec-Merou
|
b2d2fa0127
|
ftdipp_mpsse: with 1.5 reatach may be automatic
|
2021-06-26 15:04:57 +02:00 |
|
Gwenhael Goavec-Merou
|
b5f2506fd1
|
clkHZ: be more generic
|
2021-06-12 08:40:40 +02:00 |
ultraembedded
|
dc003f6212
|
As per feedback, allow 232H devices to have upper bank pins configured on init.
|
2021-06-11 11:24:57 +01:00 |
|
ultraembedded
|
291f1b6d6f
|
Add support for Digilent Digital Discovery and Analog Discovery 2 (openFPGALoader -c digilent_ad)
|
2021-06-10 22:38:17 +01:00 |
|
Gwenhael Goavec-Merou
|
6d1c51d0a4
|
fix purge buffer fix libftdi >= 1.5
Signed-off-by: Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
|
2021-02-25 13:37:33 +01:00 |
|
Gwenhael Goavec-Merou
|
7cc5676e8e
|
ftdi: drop divide_by_5 param, now it's automatically set/unset according to the frequency. Better freq display
|
2021-02-19 07:07:10 +01:00 |
|
Gwenhael Goavec-Merou
|
5c49b1465a
|
all cable: always display real used frequency
|
2021-02-05 06:28:19 +01:00 |
|
Gwenhael Goavec-Merou
|
0e5e609b34
|
ftdipp_mpsse: don't configures high bytes for devices with only one bank per channel
|
2021-01-21 06:57:35 +01:00 |
phdussud
|
a11ec92a25
|
Fix gcc 10.2 error messages.
|
2020-12-12 15:48:45 -08:00 |
|
Gwenhael Goavec-Merou
|
818dbd301c
|
ftdipp_mpsse: reduce useless write
|
2020-10-31 11:10:14 +01:00 |
|
Gwenhael Goavec-Merou
|
deefcd2d38
|
ftdipp_mpsse: update direction method
|
2020-10-31 07:38:06 +01:00 |
|
Gwenhael Goavec-Merou
|
b0f73aa8d9
|
ftdipp_mpsse: add method to configure individually pins direction
|
2020-10-30 08:18:38 +01:00 |
|
Gwenhael Goavec-Merou
|
05e1c57cc5
|
ftdipp_mpsse: add method to update pins direction
|
2020-10-28 19:48:59 +01:00 |
|
Gwenhael Goavec-Merou
|
ed006711b7
|
ftdipp_mpsse: introduce gpio bitbanging with MPSSE
|
2020-10-28 07:58:33 +01:00 |
|
Gwenhael Goavec-Merou
|
b3a67f896f
|
ftdipp_mpsse: store cable configuration
|
2020-10-27 20:27:02 +01:00 |
Martin Pittermann
|
99929f99c3
|
add ftdi serial argument
|
2020-09-29 14:16:30 +02:00 |
|
Gwenhael Goavec-Merou
|
16ef55875d
|
ftdipp_mpsse: fix build failure with gcc 4.8
|
2020-08-04 16:41:12 +02:00 |
Ed Bordin
|
d24c63ec8a
|
trabucayre/openFPGALoader#38 minor adjustments for MinGW build - use memset instead of bzero, errno_t may be replaced by int, provide ad-hoc ntohs on windows (alternative is link against winsock)
|
2020-07-25 12:55:41 +10:00 |
|
Gwenhael Goavec-Merou
|
d210d2c67e
|
use libusb_attach_kernel_driver only when OS is Linux
|
2020-03-17 07:25:26 +01:00 |
|
Gwenhael Goavec-Merou
|
8f2d6cb1c9
|
add option to enable/disable udev support
|
2020-03-14 19:42:07 +01:00 |
|
Gwenhael Goavec-Merou
|
84c656492a
|
ftdipp_mpsse: always set RESET mode before configuration
|
2020-03-11 19:23:57 +01:00 |
|
Gwenhael Goavec-Merou
|
e0c19223c0
|
always pass cable configuration. Check if /dev if empty or not
|
2020-03-08 16:58:05 +01:00 |
|
Gwenhael Goavec-Merou
|
5eb4286cb4
|
ftdipp_mpsse: init take ftdi mode
|
2020-03-06 08:24:49 +01:00 |
Fabien Marteau
|
a86eff6b57
|
Update cmake according to trabucayre request https://github.com/trabucayre/openFPGALoader/pull/17
|
2020-01-27 09:47:42 +01:00 |