luke
/
openFPGALoader
mirror of https://github.com/trabucayre/openFPGALoader.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Digilent arty s7 25

This commit is contained in:
Gwenhael Goavec-Merou 2021-12-19 17:35:23 +01:00
parent 4e70bdf0c5
commit e026aa28c7
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
doc/compatibility/board.rst
View File

@ -17,12 +17,13 @@ Boards
acornCle215 `Acorn CLE 215+ <http://squirrelsresearch.com/acorn-cle-215/>`__ Artix xc7a200tsbg484 OK OK
alchitry_au `Alchitry Au <https://alchitry.com/products/alchitry-au-fpga-development-board>`__ Artix xc7a35tftg256 OK OK
arty `Digilent Arty A7 <https://reference.digilentinc.com/reference/programmable-logic/arty-a7/start>`__ Artix xc7a35ticsg324 OK OK
arty `Digilent Arty S7 <https://reference.digilentinc.com/reference/programmable-logic/arty-s7/start>`__ Spartan7 xc7s50csga324 OK OK
arty_s7_25 `Digilent Arty S7 <https://reference.digilentinc.com/reference/programmable-logic/arty-s7/start>`__ Spartan7 xc7s25csga324 OK OK
arty_s7_50 `Digilent Arty S7 <https://reference.digilentinc.com/reference/programmable-logic/arty-s7/start>`__ Spartan7 xc7s50csga324 OK OK
arty `Digilent Analog Discovery 2 <https://reference.digilentinc.com/test-and-measurement/analog-discovery-2/start>`__ Spartan6 xc6slx25 OK NT
arty `Digilent Digital Discovery <https://reference.digilentinc.com/test-and-measurement/digital-discovery/start>`__ Spartan6 xc6slx25 OK NT
basys3 `Digilent Basys3 <https://reference.digilentinc.com/reference/programmable-logic/basys-3/start>`__ Artix xc7a35tcpg236 OK OK
gatemate_evb_jtag `Cologne Chip GateMate FPGA Evaluation Board (JTAG mode) <https://colognechip.com/programmable-logic/gatemate/>`__ Cologne Chip GateMate Series OK OK
gatemate_evb_spi `Cologne Chip GateMate FPGA Evaluation Board (SPI mode) <https://colognechip.com/programmable-logic/gatemate/>`__ Cologne Chip GateMate Series OK OK
gatemate_evb_jtag `Cologne Chip GateMate FPGA Evaluation Board (JTAG mode) <https://colognechip.com/programmable-logic/gatemate/>`__ Cologne Chip GateMate Series OK OK
gatemate_evb_spi `Cologne Chip GateMate FPGA Evaluation Board (SPI mode) <https://colognechip.com/programmable-logic/gatemate/>`__ Cologne Chip GateMate Series OK OK
gatemate_pgm_spi `Cologne Chip GateMate FPGA Programmer (SPI mode) <https://colognechip.com/programmable-logic/gatemate/>`__ Cologne Chip GateMate Series OK OK
colorlight `Colorlight 5A-75B (version 7) <https://fr.aliexpress.com/item/32281130824.html>`__ ECP5 LFE5U-25F-6BG256C OK OK
colorlight_i5 `Colorlight I5 <https://www.colorlight-led.com/product/colorlight-i5-led-display-receiver-card.html>`__ ECP5 LFE5U-25F-6BG381C OK OK

1
src/board.hpp
View File

@ -105,6 +105,7 @@ static std::map <std::string, target_board_t> board_list = {
JTAG_BOARD("acornCle215", "xc7a200tsbg484", "", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("alchitry_au", "xc7a35tftg256", "ft2232", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("arty", "xc7a35tcsg324", "digilent", 0, 0, CABLE_MHZ(10)),
JTAG_BOARD("arty_s7_25", "xc7s25csga324", "digilent", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("basys3", "xc7a35tcpg236", "digilent", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("nexysVideo", "xc7a200tsbg484", "digilent_b", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("kc705", "", "digilent", 0, 0, CABLE_DEFAULT),