2019-10-05 19:03:28 +02:00
|
|
|
set model [lindex $argv 0]
|
|
|
|
|
|
2020-08-08 11:42:38 +02:00
|
|
|
set project_name "spiOverJtag"
|
2019-10-05 19:03:28 +02:00
|
|
|
|
2020-08-08 11:42:38 +02:00
|
|
|
set build_path tmp_${model}
|
2019-10-05 19:03:28 +02:00
|
|
|
file delete -force $build_path
|
|
|
|
|
|
|
|
|
|
# Project creation
|
2020-10-15 16:07:55 +02:00
|
|
|
set parts [dict create \
|
|
|
|
|
xc7a35 xc7a35ticsg324-1L \
|
2020-12-08 07:32:30 +01:00
|
|
|
xc7a50t xc7a50tcpg236-2 \
|
2020-10-15 16:07:55 +02:00
|
|
|
xc7s50 xc7s50csga324-1 \
|
|
|
|
|
xc7a100 xc7a100tfgg484-2 \
|
|
|
|
|
xc7a200 xc7a200tsbg484-1 \
|
|
|
|
|
]
|
2020-08-08 11:42:38 +02:00
|
|
|
create_project $project_name $build_path -part [dict get $parts $model]
|
2019-10-05 19:03:28 +02:00
|
|
|
|
|
|
|
|
add_files -norecurse xilinx_spiOverJtag.vhd
|
2020-08-08 11:42:38 +02:00
|
|
|
add_files -norecurse -fileset constrs_1 constr_${model}.xdc
|
2019-10-05 19:03:28 +02:00
|
|
|
|
|
|
|
|
set_property VERILOG_DEFINE {TOOL_VIVADO} [current_fileset]
|
|
|
|
|
|
|
|
|
|
# set the current synth run
|
|
|
|
|
current_run -synthesis [get_runs synth_1]
|
|
|
|
|
reset_run synth_1
|
|
|
|
|
|
|
|
|
|
set obj [get_runs impl_1]
|
|
|
|
|
set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs impl_1]
|
|
|
|
|
|
|
|
|
|
set_property "needs_refresh" "1" $obj
|
|
|
|
|
|
|
|
|
|
# set the current impl run
|
|
|
|
|
current_run -implementation [get_runs impl_1]
|
|
|
|
|
|
|
|
|
|
puts "INFO: Project created: $project_name"
|
|
|
|
|
|
|
|
|
|
launch_runs synth_1 -jobs 4
|
|
|
|
|
wait_on_run synth_1
|
|
|
|
|
## do implementation
|
|
|
|
|
launch_runs impl_1 -jobs 4
|
|
|
|
|
wait_on_run impl_1
|
|
|
|
|
## make bit file
|
|
|
|
|
launch_runs impl_1 -jobs 4 -to_step write_bitstream
|
|
|
|
|
wait_on_run impl_1
|
|
|
|
|
exit
|
