Brian Taylor
|
b79eca646b
|
Prevent crashes in udevices.c when malformed U* instances are present. This would happen with incorrectly written U* gates, ff, latches which do not conform to the PSpice specs. Instead, ERROR messages are output which, hopefully, will help a user to debug their subckt.
|
2023-07-31 14:26:01 +02:00 |
Brian Taylor
|
6b85bcb805
|
Allocate compound gate connectors where needed.
|
2023-05-27 10:41:04 +02:00 |
Brian Taylor
|
de34a90bb4
|
Create correct translations of degenerate compound gates with $d_hi/$d_lo inputs.
|
2023-05-27 10:40:51 +02:00 |
Brian Taylor
|
14a403e193
|
Use ~ on the input of a tristate buffer for INV3, and avoid creating an extra inverter. For ff/latch use ~ on set/reset and jkff clock inputs to avoid creating extra inverters.
|
2023-05-27 10:38:40 +02:00 |
Brian Taylor
|
40a540a2ff
|
Add inertial_delay=true to .model statements generated when U* instances in PSpice library subckts are translated to Xspice. Any other Xspice A* digital instances might have different inertial_delay settings in their models, so potentially there could be a mixture of delay types. For example, if a user wishes to model a DLYLINE using a d_buffer with inertial_delay=false and equal rise/fall delays.
|
2023-03-22 14:26:18 +01:00 |
Brian Taylor
|
164db58404
|
The intent now is to rely on a variable setting in .spiceinit to control the use of inertial delay XSPICE digital models. This will apply to U* instances in subcircuits which are translated to XSPICE.
|
2023-03-22 14:25:51 +01:00 |
Brian Taylor
|
a6b2773c90
|
For a ugate timing model, when tphlXX/tplhXX is not found, set the fall/rise delay to zero (1.0e-12).
|
2023-03-18 14:36:35 +01:00 |
Brian Taylor
|
0e5a5a62ac
|
74F550 and 74F551 have only fall delays on the inverters. Use the fall delay for both rise and fall.
|
2023-03-18 14:36:23 +01:00 |
Brian Taylor
|
3a76a1ef52
|
Prepare for inertial_delay model parameter.
|
2023-03-18 14:36:17 +01:00 |
Brian Taylor
|
4b30113f60
|
Check current_subckt is set when printing TRANS_OUT.
|
2023-03-18 14:36:00 +01:00 |
Brian Taylor
|
56d0c72924
|
Add port directions when logicexp or pindly are present.
|
2023-02-01 17:39:37 +01:00 |
Brian Taylor
|
9c9301eca8
|
Remove delay ifdefs.
|
2023-02-01 17:38:28 +01:00 |
Brian Taylor
|
f674b64264
|
Remove dead code from previous commit.
|
2023-02-01 17:37:36 +01:00 |
Brian Taylor
|
f570b04d6c
|
For unspecified gate delays (logic and tristate gates), which PSpice would consider as zero, set the rise and fall delays to 1.e-12s (the minimum for Xspice). For dff, jkff, dlatch, and srlatch use the Xspice default 1.0ns for rise and fall delays. If the ngspice variable (ps_port_directions & 2) is true, write the translated subckt to stdout, with TRANS_OUT prefix, for debugging purposes. The user could edit and replace the translated subckt if desired.
|
2023-02-01 17:36:36 +01:00 |
Brian Taylor
|
dcfe4e7134
|
ERROR messages should be printed to stderr.
|
2023-01-15 13:37:42 +01:00 |
Brian Taylor
|
a76f8d5149
|
Fix some comments.
|
2023-01-09 16:33:25 +01:00 |
Brian Taylor
|
6117836d01
|
Ensure that amatch output is not binary data.
|
2023-01-09 16:30:22 +01:00 |
Brian Taylor
|
90ec717f3b
|
Add variable ps_udevice_exit. If set non-zero, ngspice will exit if there is an error processing f_logicexp or f_pindly.
|
2023-01-09 16:29:24 +01:00 |
Brian Taylor
|
5e6452099e
|
Return errors from f_logicexp and f_pindly without calling exit.
|
2023-01-09 16:29:08 +01:00 |
Brian Taylor
|
0805856fb7
|
Distinguish between set/reset delays when possible.
|
2022-12-19 12:43:00 +01:00 |
Brian Taylor
|
253df17949
|
Make it optional to use zl/zh/lz/hz delays for utgate.
|
2022-12-19 12:42:36 +01:00 |
Brian Taylor
|
4c457a3cd4
|
Avoid unnecessary calculations for utgate.
|
2022-12-19 12:42:06 +01:00 |
Brian Taylor
|
a4b609fb6a
|
For utgate timing models, if hl/lh are not present use zl/zh/lz/hz to give a more accurate tristate delay.
|
2022-12-19 12:41:18 +01:00 |
Brian Taylor
|
021982799e
|
More conservative delay estimates for timing model type ugff.
|
2022-12-19 12:40:50 +01:00 |
Brian Taylor
|
11f6eace68
|
For dff/jkff, obtain more conservative estimates for clk_delay, set_delay and reset_delay.
|
2022-12-19 12:40:06 +01:00 |
Brian Taylor
|
47260e2eb8
|
Rewrite extract_model_param.
|
2022-12-11 15:38:08 +01:00 |
Brian Taylor
|
0924fbb7eb
|
Modify the delay calculation for non-conforming timing model in .subckt CD4572UB.
|
2022-12-11 15:37:34 +01:00 |
Giles Atkinson
|
73e8fed0fc
|
Fix warnings from gcc 10.2.1.
|
2022-12-11 15:35:14 +01:00 |
Brian Taylor
|
7ff8f3773f
|
Handle cases where logicexp has a timing model but no pindly. This is rare, only 22 tests from the digital libraries. Move digital examples, add missing .spiceint file.
|
2022-12-11 15:34:33 +01:00 |
Brian Taylor
|
b142be7fde
|
Add behavioral (LOGICEXP, PINDLY) test for 283 circuit. There are glitches in the simulation for some of the s* outputs. Probably due to not having inertial delays. And why not set 'zero' delays as close to zero as permitted by XSPICE.
|
2022-12-11 15:19:39 +01:00 |
Brian Taylor
|
4e76586b6b
|
Reduce the delays of 'zero' delay gates to 1.0e-11. Add decoder test for logicexpr and pindly.
|
2022-12-11 15:19:17 +01:00 |
Brian Taylor
|
62aab3885d
|
Move f_logicexp, f_pindly calls to u_process_instance. Use u_add_instance to copy gate instances and models to the replacement cards.
|
2022-12-11 15:16:37 +01:00 |
Brian Taylor
|
a54aa4d1f7
|
Initial logicexp parser and gate generator.
|
2022-12-11 15:16:02 +01:00 |
Brian Taylor
|
4a904cdf18
|
Add drive 0/1 for $d_lo/$d_hi.
|
2022-12-11 15:15:44 +01:00 |
Brian Taylor
|
150839dd1a
|
Remove VisualC compile warnings.
|
2022-10-09 10:21:51 +02:00 |
Holger Vogt
|
2547115eeb
|
Prevent Visual Studio compiler warnings
|
2022-10-09 10:21:06 +02:00 |
Brian Taylor
|
bd00738a49
|
Fix memory leaks in ff/latch code.
|
2022-10-08 16:50:03 +02:00 |
Brian Taylor
|
e2652d813d
|
If ps_udevice_msgs >= 2, print complete line of unsupported PSpice instance. For debugging purposes.
|
2022-10-08 16:49:38 +02:00 |
Brian Taylor
|
e703bd9142
|
Add comment about ps_udevice_msgs variable. Set to 1 will print PSpice instance names and types which are not supported and are found when processing a subckt.
|
2022-10-07 13:48:37 +02:00 |
Brian Taylor
|
e9855be595
|
If variable ps_port_directions >= 2, also show the translated Xspice statements.
|
2022-10-07 13:48:05 +02:00 |
Brian Taylor
|
3ca91aa1ac
|
Make a trivial change to support (n)and3a, (n)or3a, (n)xor3a types. These are not used in any of the Micro Cap libraries. Completes support for Pspice tristate gate types.
|
2022-10-07 13:15:45 +02:00 |
Brian Taylor
|
abd4af1ae6
|
Ignore IO models in a subckt. Setting variable ps_port_directions to a non-zero int prints the directions (IN, OUT, INOUT) of subckt ports.
|
2022-10-07 13:14:58 +02:00 |
Brian Taylor
|
2d9f86c742
|
Check for name collisions between nodes generated during translation from Pspice to Xspice and instance pin or subckt port names. These are reported as ERRRORs.
|
2022-10-07 13:14:35 +02:00 |
Brian Taylor
|
b6db33f472
|
There needs to be 2 variants of d0_gff. One for d_dlatch, the other for d_srlatch.
|
2022-10-07 12:56:37 +02:00 |
Brian Taylor
|
a8f103eebc
|
Clean out dead code in model processing.
|
2022-10-07 12:56:14 +02:00 |
Brian Taylor
|
1a00a30f18
|
Add support for srff.
|
2022-10-07 12:55:59 +02:00 |
Brian Taylor
|
7f38ce4ebb
|
Remove debug code.
|
2022-10-07 12:55:42 +02:00 |
Brian Taylor
|
648218d5a8
|
Remove invalid check.
|
2022-10-07 12:55:25 +02:00 |
Brian Taylor
|
6a067378cb
|
Add optional debug code to check for name collisions. Connector nodes between gates now have a con_ prefix.
|
2022-10-07 12:55:06 +02:00 |
Brian Taylor
|
5b3862ebc7
|
Prevent multiple d_zero_inv99 models per subckt.
|
2022-10-07 12:54:54 +02:00 |