Holger Vogt
|
af902ed975
|
Rename projetc to OR (OR-gate)
Add new path (absolute, so has to be modified by any user)
|
2022-12-27 11:05:33 +01:00 |
Holger Vogt
|
0fb80096b0
|
Rename examples for ECL OR gate
Simulate OR gate faster TSTEP 0.1n -> 0.3n
|
2022-12-23 16:47:51 +01:00 |
Holger Vogt
|
cb970949f3
|
Missing renaming: osdi_win --> osdi_libs
|
2022-12-21 23:21:18 +01:00 |
Holger Vogt
|
bb7034b559
|
Rename test_osdi_libs to osdi_libs
|
2022-12-19 10:44:59 +01:00 |
Holger Vogt
|
b1e70f05a0
|
Update with Semimod download page
|
2022-12-17 14:35:05 +01:00 |
Holger Vogt
|
88cbb4f0fe
|
Rename test_osdi_win to test_osdi_libs
|
2022-12-17 14:30:59 +01:00 |
Holger Vogt
|
745172df54
|
Mextram models: plotting with thicker lines
|
2022-12-17 14:13:04 +01:00 |
Holger Vogt
|
842c595fdc
|
Update to the examples for osdi
|
2022-12-16 21:55:22 +01:00 |