Brian Taylor
|
68f1015075
|
Example for 7490a Pspice subckt. This exercises jkff, logicexp, and pindly conversions to XSPICE.
|
2023-07-31 14:27:59 +02:00 |
Giles Atkinson
|
576f218945
|
Fix the NAND and NOR variants of XSPICE code model multi_input_pwl
and add an example of its use with the E-source NAND variant.
|
2023-07-31 14:25:40 +02:00 |
|
Brian Taylor
|
14a403e193
|
Use ~ on the input of a tristate buffer for INV3, and avoid creating an extra inverter. For ff/latch use ~ on set/reset and jkff clock inputs to avoid creating extra inverters.
|
2023-05-27 10:38:40 +02:00 |
|
Giles Atkinson
|
7f4eb1c7d8
|
Add examples of controlling auto-bridge behaviour
with the "vcc" and "family" parameters.
|
2023-04-01 13:56:23 +02:00 |
|
Brian Taylor
|
4936fa2b1d
|
Add serial load to 74f524 example.
|
2023-01-09 16:33:10 +01:00 |
|
Brian Taylor
|
c7fd3bcaee
|
Add example for 74f524.
|
2023-01-09 16:30:42 +01:00 |
Holger Vogt
|
4f73f18f6d
|
Remove
|
2022-12-27 14:19:18 +01:00 |
|
Holger Vogt
|
69660ad387
|
Move adder_common.inc to be available for all test files.
|
2022-12-27 14:18:54 +01:00 |
|
Brian Taylor
|
7ff8f3773f
|
Handle cases where logicexp has a timing model but no pindly. This is rare, only 22 tests from the digital libraries. Move digital examples, add missing .spiceint file.
|
2022-12-11 15:34:33 +01:00 |
|
Holger Vogt
|
5324319edb
|
Move digital examples to new locations
|
2022-12-11 15:33:08 +01:00 |
|
Giles Atkinson
|
b212a49982
|
Add some automatic bridge examples, mostly using the bidirectional bridge.
|
2022-10-08 16:48:36 +02:00 |
|
Holger Vogt
|
18a01244af
|
save only relevant digital data (command 'esave'
|
2022-04-25 21:27:11 +02:00 |
|
Holger Vogt
|
c8beb1e601
|
Replace $ by ; as a universally valid end-of-line-comment delimiter
|
2022-04-25 21:26:35 +02:00 |
|
Holger Vogt
|
4667a74389
|
Adapt gtkwave plotting to the various OSs.
macOS still needs some improvement.
|
2021-09-29 20:19:19 +02:00 |
|
Holger Vogt
|
ef9ba3d687
|
remove peronal file path
|
2018-08-10 19:43:22 +02:00 |
|
Holger Vogt
|
1cbcd25cab
|
various digital simulations of a 4-bit NAND gate full adder:
Bipolar, MOS, behavioral, and event based
|
2018-07-22 15:12:59 +02:00 |