luke
/
nextpnr
mirror of https://github.com/YosysHQ/nextpnr.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,866 Commits 30 Branches 10 Tags 20 MiB
Commit Graph

58 Commits

Author SHA1 Message Date
Eddie Hung c5165f7830 Duplicate arcs.clear() 2018-11-29 16:32:33 -08:00
Eddie Hung 6985e80c01 Merge branch 'xc7' of gitlab.com:eddiehung/nextpnr into xc7 2018-11-29 13:32:32 -08:00
Miodrag Milanovic 535fc953d4 Use site x location to determine if it is one block or other 2018-11-29 12:44:02 -08:00
Eddie Hung 4161856d49 Add support for MMCME2_ADV 2018-11-28 22:34:22 -08:00
Miodrag Milanovic bfa2157ae6 compile fix for gui and proper size 2018-11-28 17:59:58 +01:00
Miodrag Milanovic f2fecc3c69 make gui run 2018-11-28 17:04:26 +01:00
Eddie Hung 13e7798b34 Fix #endif placement 2018-11-27 18:11:19 -08:00
Eddie Hung 212b03999b Gzip the torc_info data 2018-11-27 18:08:03 -08:00
Eddie Hung 440802bf9d Add support for serialization of torc_info 2018-11-27 17:55:31 -08:00
Eddie Hung 662733c171 Remove methods 2018-11-27 14:12:25 -08:00
Eddie Hung a0b6d3b19b clangformat 2018-11-27 12:28:48 -08:00
Eddie Hung ae9ccfa5ad Refactor torc_info constructor 2018-11-27 12:28:21 -08:00
Eddie Hung fc015d28d3 Fix pip indexing, do not allow fabric to connect to CLK (only global network can) 2018-11-20 17:41:46 -08:00
Eddie Hung fa3e390e5f Add TODO 2018-11-20 14:43:21 -08:00
Eddie Hung 18cee5d279 More changes for upstream 2018-11-20 14:26:29 -08:00
Eddie Hung 72a16004e1 Divide columns by 2 to get better X estimate for tiles 2018-11-13 09:01:24 -08:00
Eddie Hung 75654a69f0 Fix LUT input delays, speedup construct_wire_to_delay? 2018-11-11 14:15:11 -08:00
Eddie Hung 99f5836b0e Add some cell delays 2018-11-10 19:55:22 -08:00
Eddie Hung f6bdd92640 Implement Arch::getPipName() and remove debug/verbose before routing 2018-11-10 16:11:38 -08:00
Eddie Hung 3576509684 Add support for PS7 blocks 2018-11-10 12:51:56 -08:00
Eddie Hung 5c56fab0ab [xc7] Add torc_info->site_index_to_bel lookup; also fix Arch::getBelByName() 2018-11-03 15:56:06 -07:00
Eddie Hung aa7f7d6a97 clangformat 2018-11-03 15:18:26 -07:00
Eddie Hung 4239e3668a [xc7] Make clg400 the default package (Zybo) 2018-11-03 15:02:09 -07:00
Eddie Hung c6bf8aff43 [xc7] Fix timing analysis for constant drivers 2018-11-03 14:24:29 -07:00
Eddie Hung 8f1c91151b Revert "[xc7] Fix getPortTimingClass for IOBs" 
This reverts commit 5d9019994e.
 2018-11-03 13:30:58 -07:00
Eddie Hung 5d9019994e [xc7] Fix getPortTimingClass for IOBs 2018-11-03 12:55:36 -07:00
Eddie Hung 324ff41f13 Fix Torc path 2018-11-03 12:10:21 -07:00
Eddie Hung 834f5f58c2 Fix wire delays, disable BUFG I->O routethrough 2018-09-05 22:24:46 -07:00
Eddie Hung 5214d1dbb5 Segment anchors may not be beginning of wires 2018-09-04 11:05:03 -07:00
Eddie Hung d0916943c5 Extend delays to cover BYP and FAN 2018-09-04 10:41:32 -07:00
Eddie Hung c7f0bdfc1b Move DelayInfo into loop 2018-09-04 10:35:12 -07:00
Eddie Hung db6e81d6c3 Populate Arch::getWireDelay() 2018-09-04 10:11:10 -07:00
Eddie Hung d78f5a1d5b Build a pip_to_dst_wire lookup to speedup routing 2018-09-03 22:59:34 -07:00
Eddie Hung 2eeb59d9f1 Re-enable routing 2018-09-03 22:24:59 -07:00
Eddie Hung 3a5665c1cb Speedup placement slightly using bel_to_loc 2018-09-03 21:00:11 -07:00
Eddie Hung 6d17810dde Merge fixes 2018-09-03 13:20:19 -07:00
Eddie Hung c128df127b Do not consider route-through for CLB tiles 2018-09-03 13:17:16 -07:00
Eddie Hung d2597bcd8d Fix segments 2018-09-03 00:10:16 -07:00
Eddie Hung 7e693ff27d Precompute pips too 2018-09-02 19:06:20 -07:00
Eddie Hung ca7eef26ac Wires now encapsulate segments 2018-09-02 16:57:11 -07:00
Eddie Hung b658a39d73 IOB -> IOB33; preserve FF init as DFF_INIT, use BUFGCTRL with PRESELECT_I0 in blinky 2018-08-21 22:18:00 -07:00
Eddie Hung 3e1085ecb5 Combine IOB33S and IOB33M 2018-08-20 19:25:54 -07:00
Eddie Hung a87f26b254 Update comment 2018-08-19 19:41:24 -07:00
Eddie Hung a7ccc01c45 Use getBelType() 2018-08-19 17:38:55 -07:00
Eddie Hung 17918b5992 Fix for multiple id_SLICE_LUT6 per actual SLICE 2018-08-17 23:05:12 -07:00
Eddie Hung b8b9813056 id_QUARTER_SLICE -> id_SLICE_LUT6, fix getBelLocation() 2018-08-14 08:42:27 -07:00
Eddie Hung 72c785db0e Convert to use torc_info 2018-08-12 22:09:16 -07:00
Eddie Hung 7b15569c69 Use general pin names for QUARTER_SLICE 2018-08-12 20:29:04 -07:00
Eddie Hung 56b7299cca {SLICEL,SLICEM} -> QUARTER_SLICE 2018-08-12 20:21:03 -07:00
Eddie Hung f6f20dce0c Rename ddb to torc 2018-08-12 19:20:13 -07:00