Default Branch

7bd1336f88 · gatemate: RAMIO packing optimization (#1602) · Updated 2025-12-23 09:03:06 +01:00

Branches

053a6d5cdb · use additional pins · Updated 2025-12-24 13:11:36 +01:00

0
2

d60c52e315 · cleanup · Updated 2025-12-23 09:04:17 +01:00

0
3

15be45a34c · printfs · Updated 2025-12-17 14:30:31 +01:00

8
14

1178707d70 · gatemate: input register packing · Updated 2025-12-09 14:22:07 +01:00

7
1

5dee362dd4 · remove debug · Updated 2025-11-03 11:13:13 +01:00

13
3

a48acec92e · route clocks from source to sink · Updated 2025-09-16 12:00:44 +02:00

47
37

33a91cb196 · improved estimateDelay formula · Updated 2025-09-10 14:58:20 +02:00

47
1

f4f031bf16 · disable diagonal pips (with r2 debug code) · Updated 2025-09-09 13:14:22 +02:00

49
4

cd1e403c0d · Implement getBelValidityConflict for gatemate · Updated 2025-09-04 17:17:24 +02:00

51
3

4be8d4fa8d · router2: improved partitioner · Updated 2025-08-09 06:06:26 +02:00

77
1

77311a8cdd · Clean up MsbRoutingCell · Updated 2025-07-01 12:48:48 +02:00

130
15

e73a803468 · rename · Updated 2025-04-11 17:12:00 +02:00

180
127

f4640b9aee · rust: add getBels() binding · Updated 2025-03-01 13:15:40 +01:00    luke

186
2

2daad1db29 · himbaechel: allow subsetting uarches. · Updated 2025-01-11 23:46:34 +01:00    luke

219
6

974ed04f9b · router2: Add a cleanup pass between iterations · Updated 2024-09-30 14:51:50 +02:00    luke

247
1

d729fbf1f2 · wip · Updated 2024-06-18 09:57:09 +02:00    luke

324
1

55687fb859 · router2: heuristic vs actual delay comparison · Updated 2024-05-23 08:54:16 +02:00    luke

322
1

e044d00a24 · router2: delay-based lookahead prototype · Updated 2024-05-03 09:36:48 +02:00    luke

333
1

d78f15d7b1 · awooter: early wip · Updated 2024-02-01 11:51:27 +01:00    luke

356
1

c102ce634f · awooter: refactor router · Updated 2023-12-06 18:53:00 +01:00    luke

401
61