mirror of
https://github.com/RTimothyEdwards/netgen.git
synced 2026-08-29 01:14:24 +02:00
Tim Edwards
c7fa0324d9
the following: (1) Checking that the parent cell is verilog, (2) only running after the two cells themselves have been compared and matched, then (3) added the missing pin or pins while reordering pins on instances (note: this may not work if the verilog netlist is the first passed to netgen; that case needs to be checked).
2 lines
8 B
Plaintext
2 lines
8 B
Plaintext
1.5.266
|