mirror of
https://github.com/RTimothyEdwards/netgen.git
synced 2026-08-28 17:05:45 +02:00
Tim Edwards
bf67d3c275
verilog netlists makes a difference to the matching (or failure thereof), I applied the same in-circuit pin matching as previously applied to mixtures of SPICE and verilog netlists. This is clearly a more robust way to handle pin order differences between parent and child than was implemented previously.
2 lines
8 B
Plaintext
2 lines
8 B
Plaintext
1.5.270
|