luke/netgen
1
0
Fork 0
mirror of https://github.com/RTimothyEdwards/netgen.git synced 2026-09-07 19:51:26 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
b5432d139bb58a87c9fb642ffcd1ef550a269766
netgen/VERSION
T
R. Timothy Edwards b5432d139b Corrected a corner-case where a module with no ports in verilog 
was creating an implicit net for the stand-in "(no pins)" port.
2025-10-09 10:36:41 -04:00

2 lines
8 B
Plaintext
Raw Blame History

1.5.303
Reference in New Issue View Git Blame Copy Permalink