luke
/
netgen
mirror of https://github.com/RTimothyEdwards/netgen.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
netgen/VERSION

2 lines
8 B
Plaintext
Raw Normal View History

Corrected a corner-case where a module with no ports in verilog was creating an implicit net for the stand-in "(no pins)" port.
2025-10-09 16:36:41 +02:00
1.5.303