luke
/
netgen
mirror of https://github.com/RTimothyEdwards/netgen.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
558 Commits 3 Branches 268 Tags 4 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Tim Edwards 09b2bb3316 Extended the verilog parser to account for the fact that there can 
be whitespace between a wire/register name and its array delimiter.
 2018-10-29 15:19:13 -04:00