| .. |
|
test_bridge_rx_sim.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_bridge_tx_sim.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_config_export.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_examples_build.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_io_core_hw.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_io_core_sim.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_logic_analyzer_fsm_sim.py
|
tests: refactor to use Amaranth-native API
|
2024-10-08 11:42:10 -06:00 |
|
test_logic_analyzer_hw.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_logic_analyzer_sim.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_mem_core_hw.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_mem_core_sim.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_source_bridge_sim.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_toolchains.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_uart_rx_sim.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_uart_tx_sim.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_verilog_gen.py
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
test_verilog_gen.yaml
|
inital source, imported from splat
|
2023-12-28 14:22:29 -08:00 |
daedb91ff2