13 lines
1.0 KiB
Markdown
13 lines
1.0 KiB
Markdown
|
|
|
|
## Manta: An In-Situ Debugging Tool for Programmable Hardware
|
|
|
|
[](https://www.gnu.org/licenses/gpl-3.0)
|
|
[](https://github.com/psf/black)
|
|
|
|
Manta is a tool for debugging FPGA designs over an interface like UART or Ethernet. It works by allowing the user to instantiate a number of debug cores in a design, and exposes a Python interface to them. This permits rapid prototyping of logic in Python, and a means of incrementally migrating it to HDL. The cores are described below.
|
|
|
|
Manta is written in Python, and generates Verilog-2001 HDL. It's cross-platform, and its only dependencies are pySerial and pyYAML.
|
|
|
|
For more information check out the docs:
|
|
[https://fischermoseley.github.io/manta](https://fischermoseley.github.io/manta) |