manta/README.md

14 lines
1.3 KiB
Markdown
Raw Permalink Normal View History

2024-12-04 05:05:26 +01:00
![](https://raw.githubusercontent.com/fischermoseley/manta/refs/heads/main/doc/assets/logo.png)
2023-02-26 00:38:01 +01:00
2024-02-29 21:19:13 +01:00
## Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping
2023-12-28 23:22:29 +01:00
![run_tests](https://github.com/fischermoseley/manta/actions/workflows/run_tests.yml/badge.svg)
2023-04-11 18:12:42 +02:00
![build_docs](https://github.com/fischermoseley/manta/actions/workflows/build_docs.yml/badge.svg)
2024-10-08 19:59:02 +02:00
[![codecov](https://codecov.io/gh/fischermoseley/manta/graph/badge.svg?token=1GGHCICK3Q)](https://codecov.io/gh/fischermoseley/manta)
2023-02-26 00:38:01 +01:00
[![License: GPL v3](https://img.shields.io/badge/License-GPLv3-blue.svg)](https://www.gnu.org/licenses/gpl-3.0)
2024-08-07 01:30:13 +02:00
[![Ruff](https://img.shields.io/endpoint?url=https://raw.githubusercontent.com/astral-sh/ruff/main/assets/badge/v2.json)](https://github.com/astral-sh/ruff)
2023-02-26 00:38:01 +01:00
2023-04-11 18:12:42 +02:00
Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.
2023-02-26 00:38:01 +01:00
2023-03-18 00:04:59 +01:00
For more information check out the docs:
2024-02-29 21:17:56 +01:00
[https://fischermoseley.github.io/manta](https://fischermoseley.github.io/manta)