mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-01 18:26:23 +02:00
The va_math module implements functions that are optional in base Verilog but included in Verilog-AMS. So automatically include the module if -gverilog-ams is given.