luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
8,478 Commits 23 Branches 234 Tags 41 MiB
Commit Graph

102 Commits

Author SHA1 Message Date
Stephen Williams 798ead9345 Code generator for architectures. 
Separate elaboration from code generation in the Entity, and add
to Architectures a code generator to handle some simple cases. At
this point we have the basic structure for the VHDL compiler.
 2011-02-13 16:48:52 -08:00
Stephen Williams 769159d053 Add parse decorations for expressions. 
Elaboration will need a parse tree for expressions. Create one for
the expression types that are currently supported. Also add rules
and the keywords for all the remaining binary logical operators.
 2011-02-13 16:47:05 -08:00