luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
10,216 Commits 23 Branches 234 Tags 42 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Cary R f82c6c7b3a Add missing gold and fix VHDL inout test 2025-07-01 00:04:09 -07:00
Stephen Williams cea237b407 Add ivtest to the iverilog source tree 
By adding ivtest to the iverilog source tree, it is easier to keep
the regression test synchronized with the source that is being tested.
This should be especially helpful for PRs that add a new feature, and
have a matching ivtest PR with the regression test for that feature.
 2022-01-15 10:18:50 -08:00