luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-09-04 08:34:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
10,550 Commits 24 Branches 236 Tags
9bbdb0da0ebb2bd2d06fbfbe2cc85629d59cbd6a
Commit Graph
1 Commits
Author SHA1 Message Date
Lars-Peter Clausen 28e121c040 Add regression tests for net declaration assignments 
Check that SystemVerilog net declarations can mix entries with and
without initialization.

Check that in SystemVerilog it is possible to do assignments within net array
declarations.

Signed-off-by: Lars-Peter Clausen <[email protected]>
 2026-05-17 11:12:26 -07:00