luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

vhdlpp: generics without a default value are set to 1'bx.

This commit is contained in:
Larry Doolittle 2015-05-16 00:40:26 +02:00 committed by Maciej Suminski
parent 25458b8cc2
commit 9231ad51a4
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
vhdlpp/entity_emit.cc
View File

@ -50,11 +50,14 @@ int Entity::emit(ostream&out)
const InterfacePort*curp = *cur;
if (cur != parms_.begin())
out << ", ";
out << "parameter \\" << curp->name << " ";
out << "parameter \\" << curp->name << " = ";
if(curp->expr) {
out << "= ";
errors += curp->expr->emit(out, this, 0);
}
} else {
// Unlike VHDL, Verilog module parameter port list
// elements are always assignments. Fill in the blank.
out << "1'bx";
}
}
out << ") ";
}