luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 13:57:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Handle packed structs as module outputs.

Browse Source
This commit is contained in:
Stephen Williams
2014-02-03 19:22:59 -08:00
parent 4f1c43b690
commit 52a9fdde8a
2 changed files with 15 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
elab_lval.cc
+8 -5
View File
@@ -789,11 +789,14 @@ bool PEIdent::elaborate_lval_net_part_(Design*des,
}
if (reg->type()==NetNet::UNRESOLVED_WIRE) {
cerr << get_fileline() << ": error: "
<< path_ << " Unable to part select unresolved wires."
<< endl;
des->errors += 1;
return false;
bool rct = reg->test_and_set_part_driver(msb, lsb);
if (rct) {
cerr << get_fileline() << ": error: "
<< path_ << "Part select is double-driving unresolved wire."
<< endl;
des->errors += 1;
return false;
}
}
const vector<netrange_t>&packed = reg->packed_dims();