luke
/
icestorm
mirror of https://github.com/YosysHQ/icestorm.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Updated iCE40 PLL documentation (markdown)

Sylvain "tnt" Munaut 2024-04-01 00:33:15 +02:00
parent f453647c35
commit e87ef6806d
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
iCE40-PLL-documentation.md

@ -8,6 +8,8 @@ This diagram is a much more faithful representation on what's going on that what
# Dynamic reconfiguration # Dynamic reconfiguration
The iCE40 PLL has a dynamic reconfiguration port. The iCE40 PLL has a dynamic reconfiguration port.
It can be enabled by setting the `TEST_MODE` parameter on the PLL instance.
Note that when doing so, the static configuration is ignored and you HAVE TO use the dynamic reconfig port to load a valid config for the PLL to do anything !
It's using 3 signals + the reset signal on the PLL : It's using 3 signals + the reset signal on the PLL :
@ -51,8 +53,8 @@ The configuration word is 26 bits, or 27 bits for the UP5k :
* `1`: `PHASE_AND_DELAY` * `1`: `PHASE_AND_DELAY`
* `3`: `EXTERNAL` * `3`: `EXTERNAL`
* `pllout1Sel` and `pllout2Sel` are the output muxes * `pllout1Sel` and `pllout2Sel` are the output muxes
* `0`: `SHIFTREG_0deg` * `0`: `GENCLK`
* `1`: `SHIFTREG_90deg` * `1`: `GENCLK_HALF`
* `2`: `GENCLK` * `2`: `SHIFTREG_0deg`
* `3`: `GENCLK_HALF` * `3`: `SHIFTREG_90deg`