Alan Mishchenko e8f459d85f Extending Verilog parser to handle 'default' in the case-statement (bug fix).

2015-12-07 22:56:29 -08:00

..

aig

g++ compiler warnings.

2015-11-08 12:19:59 -08:00

base

Extending Verilog parser to handle 'default' in the case-statement (bug fix).

2015-12-07 22:56:29 -08:00

bdd

silence clang errors when compiling as C++

2015-11-05 01:23:31 -08:00

bool

Changes to be able to compile ABC without CUDD.

2015-08-24 21:09:43 -07:00

map

Adding code to support gate profiles.

2015-12-07 01:31:41 -08:00

misc

add a new #define ABC_NAMESPACE_USING_NAMESPACE that adds a using decelaration when needed

2015-11-20 21:07:01 -08:00

opt

Improvements to timing optimization.

2015-11-11 23:12:05 -08:00

phys/place

make sure all of ABC and related libraries are in the same namespace (when compiled with ABC_NAMESPACE) by removing extern "C" from function definitions

2015-10-16 14:02:38 -07:00

proof

New command %psinv.

2015-11-23 23:42:20 +07:00

sat

Improvements to 'satclp'.

2015-11-09 09:23:39 -08:00

demo.c

…

generic.c

…

generic.h

…

starter.c

…

template.c

…