luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
6,103 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

6103 Commits

Author SHA1 Message Date
Alan Mishchenko 8e6b287674 Improving callbacks in &bmcG 2026-04-25 17:42:06 -07:00
Alan Mishchenko 1056de3239 High memory use fix in &scorr -Z 2026-04-24 18:57:29 -07:00
alanminko 8762d6c667
Merge pull request #496 from zxxr1113/fix-ssw-timing 
fix timing inconsistency in calculating the "timeOther" in Ssw_ManPrintStats in sswMan.c
 2026-04-14 10:02:22 -07:00
alanminko 2db6ae7848
Merge pull request #497 from fxreichl/master 
Extend the eSLIM package
 2026-04-14 10:01:59 -07:00
Franz Reichl 0f6ca59029 Extend the eSLIM package 2026-04-14 15:33:57 +02:00
xiran 6a52468604 fix timing inconsistency in calculating other time in Ssw_ManPrintStats in sswMan.c 2026-04-12 14:18:52 -07:00
Alan Mishchenko 8aa7e12dab Adding trace logging to &sprove. 2026-04-11 21:14:19 -07:00
Alan Mishchenko 80c8a9a192 Bug fix in %blast. 2026-04-06 20:42:44 -07:00
Alan Mishchenko ca2a410095 Add log dump to %ufar. 2026-04-04 09:04:24 -07:00
Alan Mishchenko cd2998b5c7 Adding name-based input reordering in &cec. 2026-04-03 21:18:41 -07:00
Alan Mishchenko bef23270f8 Improvements to command "history". 2026-03-27 20:09:54 -07:00
Alan Mishchenko b8059c310a Add support for second Verilog files in %ysoys and &cec 2026-03-27 19:24:31 -07:00
Alan Mishchenko 6aaf0db1e1 Fixing the required time problem. 2026-03-25 10:03:26 -07:00
Alan Mishchenko 60e0303e3a Fix a mismatch in cut selection. 2026-03-24 20:16:09 -07:00
Alan Mishchenko 7a28b20d8e Fix windows build. 2026-03-23 17:44:06 -07:00
Alan Mishchenko 3881f2de37 Updated to &sprove. 2026-03-23 17:34:59 -07:00
Alan Mishchenko ceebb2d167 Updated to &sprove. 2026-03-23 14:55:27 -07:00
Alan Mishchenko 24917213df Updates to &if mapper. 2026-03-19 20:18:08 -07:00
Alan Mishchenko ca0fc3ed29 Adding support for Verilog dumping in "lutexact'. 2026-03-19 18:37:32 -07:00
Alan Mishchenko cf5aef3889 Fix compiler problems. 2026-03-10 22:26:43 -07:00
Alan Mishchenko fa5029da95 Updates to &if mapper. 2026-03-10 22:19:37 -07:00
Alan Mishchenko 7ae0f4966a Adding gla to sprove. 2026-03-08 12:04:38 -07:00
Alan Mishchenko a745d5ec81 Adding profiling to %ufar. 2026-03-08 10:27:12 -07:00
Alan Mishchenko ba69519d73 Adding command for calling external solvers. 2026-03-08 10:26:27 -07:00
Alan Mishchenko c92cfab80b Adding new line at the end of AIGER files. 2026-03-08 10:25:15 -07:00
alanminko 7553ef9760
Merge pull request #471 from phyzhenli/master 
Fix &synch2 crash with creating wrong mapping
 2026-03-07 06:54:56 -08:00
alanminko d10a0d41a3
Merge pull request #488 from calewis/grow_faster 
Avoid O(n^2) work on gzipped liberty data
 2026-03-07 06:49:33 -08:00
Drew Lewis ee40e40d09 Have the buffer grow with a 2x factor to avoid O(n^2) work when reading big files. 
Signed-off-by: Drew Lewis <cannada@google.com>
 2026-03-02 22:22:27 +00:00
Alan Mishchenko f3a17d343a Fixing assertion failure introduced by a recent PR. 2026-02-26 20:08:03 -08:00
Alan Mishchenko 4e5c5e62af Compiler problem. 2026-02-25 20:18:28 -08:00
Alan Mishchenko c1937d12ac Improvements to &sprove. 2026-02-25 20:00:57 -08:00
Alan Mishchenko d5c1f2cfe1 Adding callbacks to "scorr" and "&scorr". 2026-02-25 20:00:28 -08:00
Alan Mishchenko ef54c1daea Updating interface of &cec. 2026-02-24 14:59:13 -08:00
alanminko ea6be8a51c
Merge pull request #486 from wjrforcyber/fix_windows_build 
Refactor(Workflow): Windows build refactor
 2026-02-24 06:45:00 -08:00
Jingren Wang 2b0e38c067
Merge branch 'berkeley-abc:master' into fix_windows_build 2026-02-24 08:44:41 +08:00
JingrenWang ce559b169e
Refactor(Workflow): Windows build refactor 
Signed-off-by: JingrenWang <wjrforcyber@163.com>
 2026-02-24 08:37:49 +08:00
alanminko e90839fcf1
Merge pull request #484 from wjrforcyber/fix_windows_build 
Fix(Windows): Update to windows-2025
 2026-02-23 15:51:54 -08:00
JingrenWang ec8b45add3
Fix(Windows): Update to windows-2025 
Signed-off-by: JingrenWang <wjrforcyber@163.com>
 2026-02-23 15:42:58 +08:00
alanminko 0433d6e327
Merge pull request #482 from jon-greene/fix-req-time-infinity 
Fix required time handling for unconstrained POs, infinity arithmetic, and cosmetic problem in absDup.c
 2026-02-21 20:51:08 -08:00
Jonathan Greene 3b5036a1e1 Fix required time handling for unconstrained POs, infinity arithmetic, and absDup cosmetic 
- Tim_ManInitPoRequiredAll: only overwrite PO required times when ALL are
  unconstrained; preserve user-specified constraints
- Gia_ObjPropagateRequired: propagate infinity unchanged through LUTs
- Tim_ManGetCoRequired: guard against infinity minus delay arithmetic
- Gia_ManDelayTraceLut: handle infinite required times in slack computation;
  allow negative slack to report timing violations
- Tim_ManCreate: fix required-time loading to address actual POs via
  Tim_ManForEachPo instead of p->pCos[] (wrong for designs with boxes)
- Tim_ManGetArrTimes/Tim_ManGetReqTimes: fix loop-exit detection using
  boolean flag instead of comparing iterator index against PO/PI count
- Gia_ManPrintFlopClasses: use Gia_ManRegBoxNum instead of Gia_ManRegNum

Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com>
 2026-02-21 16:54:27 -08:00
alanminko 2c6089fff5
Merge pull request #481 from jon-greene/fix-req-time-with-boxes 
Fix two bugs causing problems with &trace and boxes.
 2026-02-21 07:54:20 -08:00
Jonathan Greene 771e70381c Fix two bugs causing problems with &trace and boxes. 2026-02-20 11:51:16 -08:00
alanminko 8a856ce23f
Merge pull request #480 from jon-greene/fix-tim-man-get-co-required 
Fix backward required-time propagation through boxes
 2026-02-19 17:20:22 -08:00
Jonathan Greene 71c24a4812 Fix backward required-time propagation through boxes 2026-02-19 13:24:41 -08:00
Alan Mishchenko c7ea67b7df Update command "history". 2026-02-18 12:19:32 -08:00
Alan Mishchenko 6c8b2cfa3b Compiler problem. 2026-02-18 12:19:04 -08:00
Alan Mishchenko 3dd086febe New command &divide, etc. 2026-02-18 10:02:42 -08:00
Alan Mishchenko 62d05a8832 Enable ccache in Makefile. 2026-02-18 10:01:16 -08:00
Alan Mishchenko 3cdb1c4c3b Dumping LUT-mapped networks in Vivado-readable Verilog. 2026-02-15 19:26:35 -08:00
Alan Mishchenko 8475386dfa Making %ufar preserve AIG name. 2026-02-13 09:52:37 -08:00