luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
501 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

501 Commits

Author SHA1 Message Date
Alan Mishchenko 43d8b8bece Changes to enable smarter simulation. 2011-07-30 20:19:28 +07:00
Alan Mishchenko b8de7a28e0 Changes to enable smarter simulation. 2011-07-30 19:56:52 +07:00
Alan Mishchenko 02711b6392 Added generation of counter-examples to induction in 'ind'. 2011-07-30 19:18:26 +07:00
Alan Mishchenko c60852f4a9 Changes to enable smarter simulation. 2011-07-30 13:37:02 +07:00
Alan Mishchenko 2ea0ded0bc Changes to enable smarter simulation. 2011-07-30 13:30:04 +07:00
Alan Mishchenko e4f15dd003 Changes to enable smarter simulation. 2011-07-30 02:04:54 +07:00
Alan Mishchenko badf8e4742 Improving and updating the abstraction code. 2011-07-29 18:57:54 +07:00
Alan Mishchenko dac71e9b33 Added deriving abstraction in GIA from the precomputed flop map. 2011-07-29 16:21:25 +07:00
Alan Mishchenko ce38474c74 Improving and updating the abstraction code. 2011-07-29 15:38:44 +07:00
Alan Mishchenko 581daaeade Changes to enable smarter simulation. 2011-07-29 14:20:41 +07:00
Alan Mishchenko 9e6d0664cb Other changes to enable new features in the mapper (bug fix). 2011-07-28 15:27:07 +07:00
Alan Mishchenko fddff7a55b Other changes to enable new features in the mapper (bug fix). 2011-07-28 13:50:34 +07:00
Alan Mishchenko 8ed6d8e05f Adding procedures to find the care bits of a counter-example (update). 2011-07-27 20:18:14 +07:00
Alan Mishchenko ff963167fe Added random generation of 64-bit numbers. 2011-07-27 18:30:08 +07:00
Alan Mishchenko 701296451e Determine LUT size form the LUT library if present. 2011-07-27 13:30:17 +07:00
Alan Mishchenko 7184003b42 Adding procedures to find the care bits of a counter-example (update). 2011-07-25 20:52:15 +07:00
Alan Mishchenko e7a5a74b4c Adding procedures to find the care bits of a counter-example. 2011-07-25 20:35:06 +07:00
Alan Mishchenko 67e84b719d Enhancing printing of counter-examples. 2011-07-25 20:33:55 +07:00
Alan Mishchenko c4dd8067fd Bug fix in how seq cleanup handles cand equiv classes. 2011-07-25 19:29:57 +07:00
Alan Mishchenko 9e307901c7 Added support for constraints in AIGER (bug fix). 2011-07-22 20:29:26 +07:00
Alan Mishchenko 76447062cc Adding &equiv3, a new way of refining equivalence classes. 2011-07-22 20:20:19 +07:00
Alan Mishchenko 5b71a8f849 Added support for constraints in AIGER (bug fix). 2011-07-21 22:42:11 +07:00
Alan Mishchenko 5b616990b4 Added support for constraints in AIGER (bug fix). 2011-07-21 22:38:20 +07:00
Alan Mishchenko 9a2a0f2912 Changes to enable smarter simulation. 2011-07-21 17:55:44 +07:00
Alan Mishchenko 515835579e Added support for constraints in AIGER (bug fix). 2011-07-21 13:04:32 +07:00
Alan Mishchenko fdf79ed471 Other changes to enable new features in the mapper (bug fix). 2011-07-21 12:02:07 +07:00
Alan Mishchenko f899bae8f6 Added support for constraints in AIGER (bug fix). 2011-07-20 22:16:06 +07:00
Alan Mishchenko 267f61164a Changes to enable smarter simulation. 2011-07-20 18:40:09 +07:00
Alan Mishchenko ee261ef3f2 Other changes to enable new features in the mapper (bug fix). 2011-07-20 18:23:10 +07:00
Alan Mishchenko bb86d9142e New demitering features. 2011-07-20 13:52:54 +07:00
Alan Mishchenko 3ab9683d26 Added support for constraints in AIGER (bug fix). 2011-07-20 13:45:30 +07:00
Alan Mishchenko 4ca6612821 Fixed assertion failure when mitering with choices. 2011-07-20 11:01:12 +07:00
Alan Mishchenko bc63966e4a Corner case bug fix in 'speedup'. 2011-07-20 10:55:58 +07:00
Alan Mishchenko c511bccb67 Added support for constraints in AIGER. 2011-07-20 10:11:49 +07:00
Alan Mishchenko 5e7de1f80a Added report about exceeding the conflict limit in 'ind'. 2011-07-19 11:16:53 +07:00
Alan Mishchenko fbd6a08e73 Other changes to enable new features in the mapper (bug fix). 2011-07-16 17:49:35 +07:00
Alan Mishchenko 7ad51056bd Diagnostic printout for random simulation 2011-07-16 15:00:39 +07:00
Alan Mishchenko ccaed178ca Fixed a glitch in &dch, which removed the flops. 2011-07-16 12:36:06 +07:00
Alan Mishchenko 302f7d7a97 Other changes to enable new features in the mapper (bug fix). 2011-07-15 18:50:58 +07:00
Alan Mishchenko 96e44e313e Other changes to enable new features in the mapper (bug fix). 2011-07-15 12:27:40 +07:00
Alan Mishchenko 2dd6b9789d Reduced default growth rate of vectors in the SAT solver. 2011-07-13 16:35:53 +07:00
Alan Mishchenko 6a020d6f69 Added switch to PDR to disable expensive generalization step. 2011-07-13 15:13:08 +07:00
Alan Mishchenko 669f390c6d Other changes to enable new features in the mapper (bug fix). 2011-07-13 12:48:51 +07:00
Alan Mishchenko 97b488e72e Fixed memory leak in the AIGER reader. 2011-07-13 10:50:36 +07:00
Alan Mishchenko 73702835c6 Added equivalence class computation for flop outputs only in &equiv2. 2011-07-13 10:13:24 +07:00
Alan Mishchenko c4e8593075 Modified the PDR print-out to be compatible with Niklas. 2011-07-12 22:41:44 +07:00
Alan Mishchenko af84c0d205 Added printout of flop names in the PLA file representing the invariant. 2011-07-11 10:49:36 +07:00
Alan Mishchenko 3a6c8f1c42 Other changes to enable new features in the mapper (bug fix). 2011-07-11 10:10:46 +07:00
Alan Mishchenko 204fac4dca Other changes to enable new features in the mapper. 2011-07-10 13:56:05 +07:00
Alan Mishchenko ebfd70cdf4 Initial changes to enable new features in the mapper 2011-07-08 19:40:07 -07:00