luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
4,537 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

1624 Commits

Author SHA1 Message Date
Alan Mishchenko 14a1ea8447 Adding switch &st -s for MUX restructring. 2019-04-21 17:15:08 -07:00
Alan Mishchenko 1b59ec57da Adding miter construction with one bit-level output for each pair of word-level outputs (small fix). 2019-04-14 20:47:26 -07:00
Alan Mishchenko 812821554c Adding miter construction with one bit-level output for each pair of word-level outputs. 2019-04-14 20:45:24 -07:00
Alan Mishchenko 362b2d9d08 Supporting LUT in NDR and WLC. 2019-04-05 21:08:46 -10:00
Alan Mishchenko 0739bd7f03 Converting dch-style equivalences into scorr-style ones. 2019-04-05 21:03:35 -10:00
Alan Mishchenko f215b1bb8a Making 'ndr.h' fully independent of other ABC data-structures. 2019-03-23 22:00:10 +01:00
Alan Mishchenko 797aeee5d7 Updating canonical form computation procedures (compiler warnings). 2019-03-05 21:59:43 -08:00
Alan Mishchenko f657d9a7e6 Fixing several other type conversion warnings. 2019-03-05 16:08:49 -08:00
Alan Mishchenko 01569b8f5f Fixing some warnings by adding cast from 'int' to 'size_t' in memset, memcpy, etc. 2019-03-05 15:57:50 -08:00
Alan Mishchenko b632c8496c Fixing some warnings with -Wconversion. 2019-03-05 15:07:10 -08:00
Alan Mishchenko bc288a7633 Suggested white-space changes for fewer gcc warnings. 2019-03-04 14:29:57 -08:00
Alan Mishchenko 7143ad4d87 Adding switch -x to &ps to disable color printout. 2019-02-12 16:45:16 -08:00
Alan Mishchenko b8db17b478 Compiler warning. 2019-01-30 18:10:43 -08:00
Alan Mishchenko b3d81b5f76 Exploring other ways of CEX writing. 2019-01-21 14:57:05 -08:00
Alan Mishchenko 32a687baa8 Experiment with partitioned &scorr. 2019-01-15 14:31:03 -08:00
Alan Mishchenko 12a51a2b51 Adding one API of GIA manager. 2019-01-12 13:33:04 -08:00
Alan Mishchenko 6b554f10b8 Bug fix in deriving names for the miter output. 2019-01-10 16:40:53 -08:00
Alan Mishchenko f62eb635d1 Fixing float overflow during area-flow computation in &lf. 2018-12-13 08:49:00 -08:00
Alan Mishchenko 36585eff57 Experiments with retiming (adding new APIs). 2018-12-09 15:18:12 -08:00
Alan Mishchenko 5aa3025ce7 Adding switch &w -n to modify the comment section of the AIGER file written. 2018-11-21 13:12:01 -08:00
Alan Mishchenko f3c5bab518 Adding an option to write new-line after the comment symbol when dumping an AIGER file. 2018-11-20 18:07:51 -08:00
Alan Mishchenko 3315992920 Undoing some of the previous changes. 2018-11-15 19:44:11 -08:00
Alan Mishchenko 8b310db513 Procedures to verify equivalence classes. 2018-11-11 20:51:55 -08:00
Alan Mishchenko 4d56acfd5a Several recent bug fixes. 2018-11-04 20:24:33 +08:00
Alan Mishchenko 455e0bae3e Fix timing info communication in GIA APIs. 2018-10-23 15:21:19 +07:00
Alan Mishchenko 2ef879e928 Fix timing info communication in GIA APIs. 2018-10-23 14:48:04 +07:00
Alan Mishchenko 341e55ab3b Fix timing info communication in GIA APIs. 2018-10-22 17:06:37 +07:00
Alan Mishchenko 9e787c7191 Experiments with word-level retiming. 2018-09-30 20:51:37 -07:00
Alan Mishchenko c861635cdd Preserving output names while deriving a miter. 2018-09-20 14:34:59 -07:00
Alan Mishchenko 0dec03ba4d Preserving names while deriving a miter. 2018-09-20 13:23:29 -07:00
Alan Mishchenko 7732b9a2f4 Procedure to return seq equivalences. 2018-07-22 19:59:29 -07:00
Alan Mishchenko 15939511df Extending NDR to support adder/subtractor. 2018-06-14 21:13:54 -07:00
Alan Mishchenko aa2f29fa67 Bug fix (accessing unassigned memory). 2018-06-12 07:47:27 -07:00
Alan Mishchenko dca2218275 Compiler warnings. 2018-06-08 12:30:13 -07:00
Alan Mishchenko 867600b766 Supporting the decoder primitive in NDR and bit-blasting. 2018-06-05 16:23:04 -07:00
Alan Mishchenko 044c7a0794 Disabling unused feature in &nf. 2018-06-04 11:01:39 -07:00
Alan Mishchenko 21c7dad7e4 Supporting NMUX and SEL in NDR. 2018-05-24 19:36:28 +09:00
Alan Mishchenko aa313189c4 Updates to NDR format (bug fixes). 2018-05-03 22:28:21 -07:00
Alan Mishchenko f23ea8e33f Updates to NDR format (flops, memories, signed mult, etc). 2018-04-29 15:14:01 -07:00
Alan Mishchenko fa00219d4c Adding switch &w -p to dump AIG in a Verilog file. 2018-04-25 16:58:29 -07:00
Alan Mishchenko 37504a492a Adding adder-subtractor primitive. 2018-04-11 19:08:53 -07:00
Alan Mishchenko a8f913f75a Making sure duplicated inverters are not created. 2018-04-11 18:33:00 -07:00
Alan Mishchenko a2d59be3f7 Integrating SAT-based CEX minimization (bug fix). 2018-03-25 18:19:06 -07:00
Alan Mishchenko e639e8fd1b Integrating SAT-based CEX minimization. 2018-03-25 16:46:09 -07:00
Alan Mishchenko a6d489e7d8 Updating &mfs to support hard objects. 2018-03-23 21:32:14 -07:00
Alan Mishchenko 53e7d1f9ef Adding switch 'scorr -f' to dump inductive invariant as an AIG. 2018-03-22 10:10:09 -07:00
Alan Mishchenko 7e9f3f027b Adding parameters and improvements to %blast. 2018-02-28 18:45:44 -08:00
Alan Mishchenko 33971604cf Adding support for adders with carry-in in WLC and NDR. 2018-02-24 09:50:24 -08:00
Alan Mishchenko b2055bd637 Improvements to circuit based solver. 2018-02-20 16:00:58 -08:00
Alan Mishchenko 1d1b11cb65 Improvements to circuit based solver. 2018-02-17 13:10:48 -08:00