AngeloJacobo de37c5a972 added wires for loadingg delay tap		2023-06-08 13:53:07 +08:00
..
DDR3 SDRAM Verilog Model	added testbench for a single ddr3 device sim	2023-06-03 14:28:55 +08:00
ddr3_controller.v	made delay tap loadable and made delay more flexible to use all 32 taps for both dqs and dq	2023-06-08 11:01:56 +08:00
ddr3_phy.v	made delay tap loadable	2023-06-08 13:52:04 +08:00
ddr3_top.v	added wires for loadingg delay tap	2023-06-08 13:53:07 +08:00