AngeloJacobo c3707dab53 made delay tap loadable and made delay more flexible to use all 32 taps for both dqs and dq		2023-06-08 11:01:56 +08:00
..
DDR3 SDRAM Verilog Model	added testbench for a single ddr3 device sim	2023-06-03 14:28:55 +08:00
ddr3_controller.v	made delay tap loadable and made delay more flexible to use all 32 taps for both dqs and dq	2023-06-08 11:01:56 +08:00
ddr3_phy.v	added phy for generating differential o_ddr3_clk	2023-05-29 21:51:48 +08:00
ddr3_top.v	added o_ddr3_clk port	2023-05-29 21:48:44 +08:00