Opensource DDR3 Controller
Go to file
Angelo Jacobo 73e5f6b3de
added begin-end in short if-else statement
2023-03-23 20:35:37 +08:00
rtl added begin-end in short if-else statement 2023-03-23 20:35:37 +08:00
LICENSE changed license to Apache 2.0 2023-03-23 20:18:46 +08:00
README.md Update README.md 2023-03-13 14:40:46 +08:00
ddr3_controller.sby removed parameter file "ddr3_parameters.vh" 2023-03-09 18:16:01 +08:00
run.sh include directory on iverilog command 2023-03-02 20:20:14 +08:00

README.md

DDR3_Controller

🚧 👷‍♂️ 👷‍♂️ UNDER CONSTRUCTION 👷‍♂️ 👷‍♂️ 🚧