This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenSTA
Watch
1
Star
0
Fork
0
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced
2026-08-30 01:38:37 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
ce8cf852bfc0459497a362c009fe4edca8ff199d
OpenSTA
/
verilog
T
History
James Cherry
01a1ab6707
write_verilog -remove_cells
2020-10-20 12:16:17 -07:00
..
Verilog.i
write_verilog -include_pwr_gnd
2020-10-19 20:55:54 -07:00
Verilog.tcl
write_verilog -include_pwr_gnd
2020-10-19 20:55:54 -07:00
VerilogLex.ll
flex disable register declarations
2020-09-17 05:50:12 -07:00
VerilogParse.yy
verilog read/write to public includes
2020-04-05 16:56:38 -07:00
VerilogReader.cc
verilog port input tri -> input
2020-05-04 17:13:48 -07:00
VerilogReaderPvt.hh
public headers in include/sta
2020-04-05 14:53:44 -07:00
VerilogWriter.cc
write_verilog -remove_cells
2020-10-20 12:16:17 -07:00
