This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenSTA
Watch
1
Star
0
Fork
0
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced
2026-09-05 17:05:11 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
aaa9d2d377c4c73632803378a0a71ff1fdbc6e85
OpenSTA
/
verilog
T
History
James Cherry
e1b0aa8c9f
network top instance name use cell name
...
Signed-off-by: James Cherry <
[email protected]
>
2025-01-15 17:22:22 -07:00
..
Verilog.i
verilog reader cleanups
2024-12-28 15:48:18 -08:00
Verilog.tcl
update copyright
2024-01-11 16:34:49 -08:00
VerilogLex.ll
Fixes constant integer verilog parsing
2024-10-08 20:40:07 +00:00
VerilogParse.yy
Fixes memory leak in verilog attribute code.
2024-04-22 21:54:12 +00:00
VerilogReader.cc
network top instance name use cell name
2025-01-15 17:22:22 -07:00
VerilogReaderPvt.hh
verilog reader cleanups
2024-12-28 15:48:18 -08:00
VerilogWriter.cc
write_verilog unconnected wire dcls for non-top level modules
2024-10-21 11:33:11 -07:00
