luke/OpenSTA
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git synced 2026-08-30 01:38:37 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
812d26f14c893f0d36ced9552fbd9fa085fccb79
OpenSTA/network
T
History
Jaehyun KimandClaude Opus 4.6 812d26f14c test: Apply review feedback - part4 
Remove unnecessary catch blocks in network, parasitics, sdc, spice,
and util test modules. Add report_checks after set_wire_load_model
in parasitics_wireload.tcl to verify timing changes per wireload.

Co-Authored-By: Claude Opus 4.6 <[email protected]>
2026-02-20 14:13:55 +09:00
..
test
test: Apply review feedback - part4
2026-02-20 14:13:55 +09:00
ConcreteLibrary.cc
liberty bundle ports apply func's to members resolves #256
2025-06-16 16:45:21 +02:00
ConcreteNetwork.cc
replace_cell w/spef memory issue
2025-12-02 14:29:55 -08:00
HpinDrvrLoad.cc
update copyright
2025-01-21 18:54:33 -07:00
Link.tcl
update copyright
2025-01-21 18:54:33 -07:00
Network.cc
set_min/max_delay -from reg/D startpoint warning resolves #265
2025-07-03 17:08:44 -07:00
Network.i
Verilog make pins for liberty pg_pins resolves #326
2025-11-07 11:55:43 -07:00
Network.tcl
liberty bundle ports apply func's to members resolves #256
2025-06-16 16:45:21 +02:00
NetworkCmp.cc
update copyright
2025-01-21 18:54:33 -07:00
NetworkEdit.i
update copyright
2025-01-21 18:54:33 -07:00
NetworkEdit.tcl
update copyright
2025-01-21 18:54:33 -07:00
ParseBus.cc
update copyright
2025-01-21 18:54:33 -07:00
PortDirection.cc
update copyright
2025-01-21 18:54:33 -07:00
SdcNetwork.cc
spef support net missing divider escape resolves #311
2025-10-14 15:58:48 -07:00
VerilogNamespace.cc
remove using std from headers
2025-04-11 16:59:48 -07:00