This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenSTA
Watch
1
Star
0
Fork
0
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced
2026-08-29 17:28:57 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
7ef084e4c6d84f5bbf3bd38dcf95979efda3a188
OpenSTA
/
verilog
T
History
James Cherry
a2d445b00a
write_verilog unconnected wire dcls for non-top level modules
...
Signed-off-by: James Cherry <
[email protected]
>
2024-10-21 11:33:11 -07:00
..
Verilog.i
mv copyright to top in swig files
2024-07-24 09:04:08 -07:00
Verilog.tcl
update copyright
2024-01-11 16:34:49 -08:00
VerilogLex.ll
Fixes constant integer verilog parsing
2024-10-08 20:40:07 +00:00
VerilogParse.yy
Fixes memory leak in verilog attribute code.
2024-04-22 21:54:12 +00:00
VerilogReader.cc
rel 2.6.0
2024-07-24 09:04:08 -07:00
VerilogReaderPvt.hh
moving attribute types to std::string
2024-03-09 22:02:21 +00:00
VerilogWriter.cc
write_verilog unconnected wire dcls for non-top level modules
2024-10-21 11:33:11 -07:00
