This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenSTA
Watch
1
Star
0
Fork
0
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced
2026-09-01 18:36:42 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
36c36d7b76f2bd2bb9286476d3cdf1f5e436e205
OpenSTA
/
verilog
T
History
James Cherry
c9296a0d1f
disable flex register warnings
2020-11-09 21:11:29 -07:00
..
Verilog.i
write_verilog -include_pwr_gnd
2020-10-19 20:55:54 -07:00
Verilog.tcl
write_verilog -include_pwr_gnd
2020-10-19 20:55:54 -07:00
VerilogLex.ll
disable flex register warnings
2020-11-09 21:11:29 -07:00
VerilogParse.yy
verilog read/write to public includes
2020-04-05 16:56:38 -07:00
VerilogReader.cc
verilog port input tri -> input
2020-05-04 17:13:48 -07:00
VerilogReaderPvt.hh
public headers in include/sta
2020-04-05 14:53:44 -07:00
VerilogWriter.cc
write_verilog -remove_cells
2020-10-20 12:16:17 -07:00
