00ee6a1956
liberty max_transition warning resolves #403
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-11 11:58:58 -07:00
981f44db68
update copyright
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-10 14:57:45 -07:00
6280635c38
liberty statetable ref test_cell ports resolves #276
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-10 12:58:53 -07:00
0850e97b88
readLibraryAttributes only call when non-empty library
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-09 18:12:56 -07:00
859982bdc7
StdStringSeq -> StringSeq
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-08 15:51:50 -07:00
4f540792a0
rm StringSet
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-08 15:39:41 -07:00
8bd938d840
CheckError use std::string
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-08 15:02:14 -07:00
48511e09b1
override
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-08 14:07:40 -07:00
a419f0a721
LibertyPortPair calls
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-08 13:36:54 -07:00
274637ce46
liberty attributes after cells resolves #400
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-08 10:21:55 -07:00
d8c0e9285b
RiseFall use shortName instead of to_string
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-06 12:02:05 -07:00
f1e5587fef
rapidus liberty latch D->Q/EN->Q matching
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-05 18:41:25 -07:00
8ed837d74b
relevelize latch EN->Q
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-05 13:33:58 -08:00
741bf4d561
rm using std::
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-03-02 12:13:13 -08:00
0f8d7cffd3
mv StdStringSeq defs to StringUtil.hh
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-28 15:53:23 -08:00
e76f54a068
rm TokenParser
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-28 15:45:34 -08:00
cd21c43693
rm LibertyPort::clkTreeDelays, clockTreePathDelays
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-28 14:57:00 -08:00
c010a0f99e
liberty reader rewrite
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-27 17:12:50 -08:00
4c157f46ee
InternalPower::related_pg_port string->port
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-11 08:33:09 -07:00
7cb71fe766
liberty memory management
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-04 18:33:32 -07:00
33e480a6c1
liberty memory management
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-04 18:33:04 -07:00
c7f4bb3bb3
Merge branch 'master' into rel_3.0
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-04 17:36:33 -07:00
cde32a1572
leakage power well pg pin resolves #377
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-04 16:50:28 -07:00
0ae888b619
Merge branch 'master' into rel_3.0
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-03 08:40:58 -07:00
3136871ecd
LibertyCell::isClockGateLatchNegedge resolves #375
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-03 08:33:46 -07:00
87ea907884
defineScalingFactorVisitors min_pulse_width resolves #376
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-02-03 08:18:41 -07:00
b04ffe737b
LibertyBuilder::makeRegLatchArcs null ref resolves #368
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-01-20 17:35:25 -07:00
d42b821c00
rel 3.0
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-01-13 09:36:45 -07:00
6ef25d488a
more unit issues
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-12-05 14:47:16 -07:00
e8c7a6541b
more unit fallout
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-12-05 09:51:15 -07:00
574379eb32
rm stray semicolon ( #338 )
...
Signed-off-by: Matt Liberty <mliberty@precisioninno.com>
2025-11-21 07:01:39 -08:00
c4b94c3ee5
Add missing system header includes. ( #330 )
...
Signed-off-by: Sean Luchen <seanluchen@google.com>
2025-11-17 09:23:32 -08:00
16a92707fb
Fix `isBuffer` ( #329 )
...
* Add support for "well" direction type (nwell, pwell, etc.), and fix isBuffer (+ other functions) to accommodate wells
* Just fix isBuffer issue
2025-11-16 15:34:37 -08:00
cf903f4db6
suppress rapidus liberty warning
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-11-09 08:23:53 -07:00
8287aec5f6
Verilog make pins for liberty pg_pins resolves #326
...
commit b4a89c93965c49a8685fd41cb6aee10635d7a7f3
Author: James Cherry <cherry@parallaxsw.com>
Date: Fri Nov 7 11:48:10 2025 -0700
pg_ -> PwrGnd
Signed-off-by: James Cherry <cherry@parallaxsw.com>
commit 12ddba4bf220cec8459c15e483a871b13e507bf2
Author: James Cherry <cherry@parallaxsw.com>
Date: Fri Nov 7 08:56:02 2025 -0700
pg_port
Signed-off-by: James Cherry <cherry@parallaxsw.com>
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-11-07 11:55:43 -07:00
351b8287a7
issue 322 revisited
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-11-06 12:34:53 -07:00
2412feec33
pad cells are not buffers or inverters ( #294 )
...
Signed-off-by: Matt Liberty <mliberty@precisioninno.com>
2025-09-08 17:04:21 -07:00
b654fd48a8
read_liberty leak resolves ORFS#1184
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-08-20 16:00:33 -07:00
2e903ab4da
Allow Liberty floats as strings for `voltage_map` and `capacitive_load_unit` ( #280 )
...
* Allow Liberty floats as strings for voltage_map and capacitive_load_unit
* Update liberty_float_as_str.lib
* Use valid bool
* Remove unused include
2025-08-01 17:41:56 -07:00
ec3208bfbf
Allow backslash-EOL to end tokens in Liberty file ( #279 )
...
* Allow backslash EOL to end tokens in Liberty file
* Update liberty_backslash_eol.lib
* Update liberty_backslash_eol.lib
2025-07-31 12:19:36 -07:00
3620d7a259
liberty min_period timing group support resolves #275
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-07-27 18:12:26 -07:00
0d7c89f544
cp liberty bus properties to bit ports resolves #273
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-07-21 14:35:53 -07:00
06f94cafd8
Add a less operator to BddPortVarMap ( #258 )
...
bdd_port_var_map_, of type BddPortVarMap, is iterated over in
Power::evalBddActivity. Previously the map used pointer comparison so
the iteration order was non-deterministic. The computed density was
therefore non-deterministic due to the non-associativity of
floating-point addition.
Signed-off-by: Matt Liberty <mliberty@precisioninno.com>
2025-07-13 10:59:51 -07:00
fa70c6cf2b
read_spef incremental rm min/max reduced parasitics
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-07-12 17:26:09 -07:00
5e4ce2fd23
replace_cell equiv funcs, diff arcs resolves #267
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-07-09 11:50:36 -07:00
606c666180
set_min/max_delay -from reg/D startpoint warning resolves #265
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-07-03 17:08:44 -07:00
c5b62b5cc8
liberty valgrind issues
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-06-23 08:19:27 -07:00
f3b785361d
equiv cells only require timing arc equivs missing functions
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-06-20 16:15:54 -07:00
c2a0c4db30
liberty bundle ports apply func's to members resolves #256
...
commit d7629119c261bbc1551f7a6b008475b194a9ff91
Author: James Cherry <cherry@parallaxsw.com>
Date: Tue Jun 10 13:59:36 2025 +0200
issue256
Signed-off-by: James Cherry <cherry@parallaxsw.com>
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-06-16 16:45:21 +02:00
343b93b633
min pulse width lib/sdf resolves #255
...
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2025-06-06 20:36:59 -07:00
James Cherry
Matt Liberty
Logikable
Akash Levy
Akash Levy