Signed-off-by: Matt Liberty <mliberty@precisioninno.com>
This commit is contained in:
parent
1d6e79a327
commit
f72bf5ce01
|
|
@ -534,7 +534,7 @@ VerilogReader::makeModuleInst(const string *module_vname,
|
|||
// to reduce the memory footprint of the verilog parser.
|
||||
if (liberty_cell
|
||||
&& hasScalarNamedPortRefs(liberty_cell, pins)) {
|
||||
int port_count = network_->portBitCount(cell);
|
||||
int port_count = liberty_cell->portBitCount();
|
||||
StdStringSeq net_names(port_count);
|
||||
for (VerilogNet *vnet : *pins) {
|
||||
VerilogNetPortRefScalarNet *vpin =
|
||||
|
|
|
|||
Loading…
Reference in New Issue