luke/OpenSTA
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git synced 2026-09-01 18:36:42 +02:00
Code Issues Packages Projects Releases Wiki Activity

Prefetch https://github.com/parallaxsw/OpenSTA/pull/334

Browse Source 
Signed-off-by: Matt Liberty <[email protected]>
This commit is contained in:
Matt Liberty
2025-11-18 06:36:19 +00:00
parent 1d6e79a327
commit f72bf5ce01
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
verilog/VerilogReader.cc
+1 -1
View File
@@ -534,7 +534,7 @@ VerilogReader::makeModuleInst(const string *module_vname,
// to reduce the memory footprint of the verilog parser.
if (liberty_cell
&& hasScalarNamedPortRefs(liberty_cell, pins)) {
int port_count = network_->portBitCount(cell);
int port_count = liberty_cell->portBitCount();
StdStringSeq net_names(port_count);
for (VerilogNet *vnet : *pins) {
VerilogNetPortRefScalarNet *vpin =