mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced 2026-09-02 21:39:02 +02:00
merge
This commit is contained in:
@@ -165,12 +165,20 @@ VerilogWriter::verilogPortDir(PortDirection *dir)
|
||||
return "input";
|
||||
else if (dir == PortDirection::output())
|
||||
return "output";
|
||||
else if (dir == PortDirection::bidirect())
|
||||
return "inout";
|
||||
else if (dir == PortDirection::tristate())
|
||||
return "output";
|
||||
else
|
||||
else if (dir == PortDirection::bidirect())
|
||||
return "inout";
|
||||
else if (dir == PortDirection::power())
|
||||
return "input";
|
||||
else if (dir == PortDirection::ground())
|
||||
return "input";
|
||||
else if (dir == PortDirection::internal())
|
||||
return nullptr;
|
||||
else {
|
||||
internalError("unknown port direction");
|
||||
return nullptr;
|
||||
}
|
||||
}
|
||||
|
||||
void
|
||||
|
||||
Reference in New Issue
Block a user