OpenSTA/include/sta/LibertyClass.hh

174 lines
4.2 KiB
C++
Raw Normal View History

2018-09-28 17:54:21 +02:00
// OpenSTA, Static Timing Analyzer
// Copyright (c) 2022, Parallax Software, Inc.
2018-09-28 17:54:21 +02:00
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
2018-09-28 17:54:21 +02:00
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <https://www.gnu.org/licenses/>.
2018-09-28 17:54:21 +02:00
2020-02-16 01:13:16 +01:00
#pragma once
2018-09-28 17:54:21 +02:00
#include <memory>
2020-04-05 23:53:44 +02:00
#include "Vector.hh"
#include "Map.hh"
#include "Set.hh"
2018-09-28 17:54:21 +02:00
namespace sta {
class Units;
class Unit;
class LibertyLibrary;
class LibertyCell;
class LibertyPort;
class Pvt;
class OperatingConditions;
class BusDcl;
class ModeDef;
class ModeValueDef;
class TestCell;
class TableTemplate;
class Table;
class TableModel;
class TableAxis;
class GateTimingModel;
class CheckTimingModel;
class ScaleFactors;
class Group;
class Wireload;
class WireloadSelection;
class TimingArcSet;
class TimingArc;
class TimingArcAttrs;
2018-09-28 17:54:21 +02:00
class InternalPower;
class LeakagePower;
class Sequential;
class FuncExpr;
class TimingModel;
class TimingRole;
class Transition;
2019-11-11 23:30:19 +01:00
class RiseFall;
class RiseFallBoth;
2018-09-28 17:54:21 +02:00
2019-06-21 06:41:49 +02:00
typedef Vector<LibertyLibrary*> LibertyLibrarySeq;
2018-09-28 17:54:21 +02:00
typedef Vector<LibertyCell*> LibertyCellSeq;
typedef Vector<Sequential*> SequentialSeq;
typedef Map<LibertyCell*, LibertyCellSeq*> LibertyCellEquivMap;
typedef Vector<LibertyPort*> LibertyPortSeq;
typedef Set<LibertyPort*> LibertyPortSet;
2018-12-05 23:18:41 +01:00
typedef std::pair<const LibertyPort*,const LibertyPort*> LibertyPortPair;
2018-09-28 17:54:21 +02:00
typedef Set<LibertyCell*> LibertyCellSet;
typedef Vector<float> FloatSeq;
typedef Vector<FloatSeq*> FloatTable;
typedef std::shared_ptr<Table> TablePtr;
typedef std::shared_ptr<TimingArcAttrs> TimingArcAttrsPtr;
typedef std::shared_ptr<TableAxis> TableAxisPtr;
2018-09-28 17:54:21 +02:00
2019-03-13 01:25:53 +01:00
enum class ScaleFactorType : unsigned {
pin_cap,
wire_cap,
wire_res,
min_period,
2018-09-28 17:54:21 +02:00
// Liberty attributes have rise/fall suffix.
2019-03-13 01:25:53 +01:00
cell,
hold,
setup,
recovery,
removal,
nochange,
skew,
leakage_power,
internal_power,
2018-09-28 17:54:21 +02:00
// Liberty attributes have rise/fall prefix.
2019-03-13 01:25:53 +01:00
transition,
2018-09-28 17:54:21 +02:00
// Liberty attributes have low/high suffix (indexed as rise/fall).
2019-03-13 01:25:53 +01:00
min_pulse_width,
unknown,
};
const int scale_factor_type_count = int(ScaleFactorType::unknown) + 1;
2018-09-28 17:54:21 +02:00
// Enough bits to hold a ScaleFactorType enum.
const int scale_factor_bits = 4;
2019-03-13 01:25:53 +01:00
enum class WireloadTree { worst_case, best_case, balanced, unknown };
2018-09-28 17:54:21 +02:00
2019-03-13 01:25:53 +01:00
enum class WireloadMode { top, enclosed, segmented, unknown };
2018-09-28 17:54:21 +02:00
2019-03-13 01:25:53 +01:00
enum class TimingSense {
positive_unate,
negative_unate,
non_unate,
none,
unknown
};
const int timing_sense_count = int(TimingSense::unknown) + 1;
2018-09-28 17:54:21 +02:00
const int timing_sense_bit_count = 3;
2019-03-13 01:25:53 +01:00
enum class TableAxisVariable {
total_output_net_capacitance,
equal_or_opposite_output_net_capacitance,
input_net_transition,
input_transition_time,
related_pin_transition,
constrained_pin_transition,
output_pin_transition,
connect_delay,
related_out_total_output_net_capacitance,
time,
iv_output_voltage,
input_noise_width,
input_noise_height,
input_voltage,
output_voltage,
path_depth,
path_distance,
normalized_voltage,
unknown
};
enum class PathType { clk, data, clk_and_data };
const int path_type_count = 2;
2018-09-28 17:54:21 +02:00
// Rise/fall to rise/fall.
const int timing_arc_index_bit_count = 2;
const int timing_arc_index_max = (1<<timing_arc_index_bit_count)-1;
const int timing_arc_set_index_bit_count = 18;
const int timing_arc_set_index_max=(1<<timing_arc_set_index_bit_count)-1;
class LibertyPortNameLess
{
public:
bool operator()(const LibertyPort *port1, const LibertyPort *port2) const;
};
class LibertyPortPairLess
{
public:
2019-03-21 18:48:50 +01:00
bool operator()(const LibertyPortPair &pair1,
const LibertyPortPair &pair2) const;
2018-09-28 17:54:21 +02:00
};
bool
timingArcSetLess(const TimingArcSet *set1,
const TimingArcSet *set2);
class TimingArcSetLess
{
public:
bool
operator()(const TimingArcSet *set1,
const TimingArcSet *set2) const
{
return timingArcSetLess(set1, set2);
}
};
} // namespace