OpenSTA/dcalc/UnitDelayCalc.cc

151 lines
2.9 KiB
C++
Raw Normal View History

2018-09-28 17:54:21 +02:00
// OpenSTA, Static Timing Analyzer
2020-03-07 03:50:37 +01:00
// Copyright (c) 2020, Parallax Software, Inc.
2018-09-28 17:54:21 +02:00
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <https://www.gnu.org/licenses/>.
2020-04-05 23:53:44 +02:00
#include "UnitDelayCalc.hh"
2020-04-05 20:35:51 +02:00
2020-04-05 23:53:44 +02:00
#include "Units.hh"
2018-09-28 17:54:21 +02:00
namespace sta {
ArcDelayCalc *
makeUnitDelayCalc(StaState *sta)
{
return new UnitDelayCalc(sta);
}
UnitDelayCalc::UnitDelayCalc(StaState *sta) :
ArcDelayCalc(sta)
{
}
ArcDelayCalc *
UnitDelayCalc::copy()
{
return new UnitDelayCalc(this);
}
Parasitic *
2018-09-28 17:54:21 +02:00
UnitDelayCalc::findParasitic(const Pin *,
2019-11-11 23:30:19 +01:00
const RiseFall *,
const DcalcAnalysisPt *)
2018-09-28 17:54:21 +02:00
{
return nullptr;
2018-09-28 17:54:21 +02:00
}
2020-12-01 03:25:27 +01:00
ReducedParasiticType
UnitDelayCalc::reducedParasiticType() const
{
return ReducedParasiticType::none;
}
2018-09-28 17:54:21 +02:00
void
UnitDelayCalc::inputPortDelay(const Pin *,
float,
2019-11-11 23:30:19 +01:00
const RiseFall *,
2018-09-28 17:54:21 +02:00
Parasitic *,
const DcalcAnalysisPt *)
{
}
void
UnitDelayCalc::gateDelay(const LibertyCell *,
TimingArc *,
const Slew &,
float,
Parasitic *,
float,
const Pvt *, const DcalcAnalysisPt *,
// Return values.
ArcDelay &gate_delay, Slew &drvr_slew)
{
gate_delay = units_->timeUnit()->scale();
drvr_slew = 0.0;
}
void
UnitDelayCalc::loadDelay(const Pin *,
ArcDelay &wire_delay,
Slew &load_slew)
{
wire_delay = 0.0;
load_slew = 0.0;
}
2018-11-26 18:15:52 +01:00
float
UnitDelayCalc::ceff(const LibertyCell *,
TimingArc *,
const Slew &,
float,
Parasitic *,
float,
const Pvt *,
const DcalcAnalysisPt *)
{
return 0.0;
}
2018-09-28 17:54:21 +02:00
void
UnitDelayCalc::reportGateDelay(const LibertyCell *,
TimingArc *,
const Slew &,
float,
Parasitic *,
float,
const Pvt *,
const DcalcAnalysisPt *,
int,
string *result)
{
*result += "Delay = 1.0\n";
*result += "Slew = 0.0\n";
}
2018-11-26 18:15:52 +01:00
void
2018-09-28 17:54:21 +02:00
UnitDelayCalc::checkDelay(const LibertyCell *,
TimingArc *,
const Slew &,
const Slew &,
float,
const Pvt *,
2018-11-26 18:15:52 +01:00
const DcalcAnalysisPt *,
// Return values.
ArcDelay &margin)
2018-09-28 17:54:21 +02:00
{
2018-11-26 18:15:52 +01:00
margin = units_->timeUnit()->scale();
2018-09-28 17:54:21 +02:00
}
void
UnitDelayCalc::reportCheckDelay(const LibertyCell *,
TimingArc *,
const Slew &,
const char *,
const Slew &,
float,
const Pvt *,
const DcalcAnalysisPt *,
int,
string *result)
{
*result += "Check = 1.0\n";
}
void
UnitDelayCalc::finishDrvrPin()
{
}
2018-09-28 17:54:21 +02:00
} // namespace