OpenRAM

__init__.py

Merge branch 'singleport_refactor' into array_gen

2025-02-24 23:26:28 -08:00

and2_dec.py

Update copyright year

2024-01-03 14:32:44 -08:00

and3_dec.py

Update copyright year

2024-01-03 14:32:44 -08:00

and4_dec.py

Update copyright year

2024-01-03 14:32:44 -08:00

bank.py

Update copyright year

2024-01-03 14:32:44 -08:00

bitcell_1port.py

Update copyright year

2024-01-03 14:32:44 -08:00

bitcell_2port.py

Update copyright year

2024-01-03 14:32:44 -08:00

bitcell_array.py

single port fixes

2025-09-12 11:25:03 -07:00

bitcell_base_array.py

checkpoint from tt submission

2026-01-14 12:08:26 -08:00

bitcell_base.py

Update copyright year

2024-01-03 14:32:44 -08:00

capped_replica_bitcell_array.py

checkpoint from tt submission

2026-01-14 12:08:26 -08:00

col_cap_array.py

checkpoint from tt submission

2026-01-14 12:08:26 -08:00

col_cap_bitcell_1port.py

Update copyright year

2024-01-03 14:32:44 -08:00

col_cap_bitcell_2port.py

Update copyright year

2024-01-03 14:32:44 -08:00

column_decoder.py

Update copyright year

2024-01-03 14:32:44 -08:00

column_mux_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

column_mux.py

Update copyright year

2024-01-03 14:32:44 -08:00

control_logic_base.py

Update copyright year

2024-01-03 14:32:44 -08:00

control_logic_delay.py

Update copyright year

2024-01-03 14:32:44 -08:00

control_logic.py

Update copyright year

2024-01-03 14:32:44 -08:00

delay_chain.py

Update copyright year

2024-01-03 14:32:44 -08:00

dff_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

dff_buf_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

dff_buf.py

Update copyright year

2024-01-03 14:32:44 -08:00

dff_inv_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

dff_inv.py

Update copyright year

2024-01-03 14:32:44 -08:00

dff.py

Update copyright year

2024-01-03 14:32:44 -08:00

dummy_array.py

technology switching working

2026-03-17 11:44:20 -07:00

dummy_bitcell_1port.py

Update copyright year

2024-01-03 14:32:44 -08:00

dummy_bitcell_2port.py

Update copyright year

2024-01-03 14:32:44 -08:00

dummy_pbitcell.py

Update copyright year

2024-01-03 14:32:44 -08:00

global_bitcell_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

hierarchical_decoder.py

Update copyright year

2024-01-03 14:32:44 -08:00

hierarchical_predecode2x4.py

Update copyright year

2024-01-03 14:32:44 -08:00

hierarchical_predecode3x8.py

Update copyright year

2024-01-03 14:32:44 -08:00

hierarchical_predecode4x16.py

Update copyright year

2024-01-03 14:32:44 -08:00

hierarchical_predecode.py

Update copyright year

2024-01-03 14:32:44 -08:00

internal_base.py

Update copyright year

2024-01-03 14:32:44 -08:00

inv_dec.py

Update copyright year

2024-01-03 14:32:44 -08:00

local_bitcell_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

multi_delay_chain.py

Update copyright year

2024-01-03 14:32:44 -08:00

multibank.py

Update copyright year

2024-01-03 14:32:44 -08:00

nand2_dec.py

Update copyright year

2024-01-03 14:32:44 -08:00

nand3_dec.py

Update copyright year

2024-01-03 14:32:44 -08:00

nand4_dec.py

Update copyright year

2024-01-03 14:32:44 -08:00

pand2.py

Update copyright year

2024-01-03 14:32:44 -08:00

pand3.py

Update copyright year

2024-01-03 14:32:44 -08:00

pand4.py

Update copyright year

2024-01-03 14:32:44 -08:00

pattern.py

checkpoint from tt submission

2026-01-14 12:08:26 -08:00

pbitcell.py

Update copyright year

2024-01-03 14:32:44 -08:00

pbuf_dec.py

Update copyright year

2024-01-03 14:32:44 -08:00

pbuf.py

Update copyright year

2024-01-03 14:32:44 -08:00

pdriver.py

Update copyright year

2024-01-03 14:32:44 -08:00

pgate.py

Merge branch 'singleport_refactor' into array_gen

2025-02-24 23:26:28 -08:00

pinv_dec.py

Update copyright year

2024-01-03 14:32:44 -08:00

pinv.py

Update copyright year

2024-01-03 14:32:44 -08:00

pinvbuf.py

Update copyright year

2024-01-03 14:32:44 -08:00

pnand2.py

Update copyright year

2024-01-03 14:32:44 -08:00

pnand3.py

Update copyright year

2024-01-03 14:32:44 -08:00

pnand4.py

Update copyright year

2024-01-03 14:32:44 -08:00

pnor2.py

Update copyright year

2024-01-03 14:32:44 -08:00

port_address.py

Update copyright year

2024-01-03 14:32:44 -08:00

port_data.py

Update copyright year

2024-01-03 14:32:44 -08:00

precharge_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

precharge.py

Update copyright year

2024-01-03 14:32:44 -08:00

ptristate_inv.py

Update copyright year

2024-01-03 14:32:44 -08:00

ptx.py

Update copyright year

2024-01-03 14:32:44 -08:00

pwrite_driver.py

Update copyright year

2024-01-03 14:32:44 -08:00

replica_bitcell_1port.py

Update copyright year

2024-01-03 14:32:44 -08:00

replica_bitcell_2port.py

Update copyright year

2024-01-03 14:32:44 -08:00

replica_bitcell_array.py

technology switching working

2026-03-17 11:44:20 -07:00

replica_column.py

checkpoint from tt submission

2026-01-14 12:08:26 -08:00

replica_pbitcell.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_address_control_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_address_control_buf.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_bank.py

Add gf180mcu ROM example

2024-02-03 11:31:58 +01:00

rom_base_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_base_cell.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_column_mux_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_column_mux.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_control_logic.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_decoder.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_poly_tap.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_precharge_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_precharge_cell.py

Update copyright year

2024-01-03 14:32:44 -08:00

rom_wordline_driver_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

row_cap_array.py

Merge branch 'singleport_refactor' into array_gen

2025-02-24 23:26:28 -08:00

row_cap_bitcell_1port.py

Update copyright year

2024-01-03 14:32:44 -08:00

row_cap_bitcell_2port.py

Update copyright year

2024-01-03 14:32:44 -08:00

sense_amp_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

sense_amp.py

Update copyright year

2024-01-03 14:32:44 -08:00

sram_1bank.py

Merge branch 'singleport_refactor' into array_gen

2025-02-24 23:26:28 -08:00

sram_multibank_template.v

Shrunk address register in multibank verilog

2022-07-28 15:03:41 -07:00

sram_multibank.py

Update copyright year

2024-01-03 14:32:44 -08:00

template.py

Update copyright year

2024-01-03 14:32:44 -08:00

tri_gate_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

tri_gate.py

Update copyright year

2024-01-03 14:32:44 -08:00

wordline_buffer_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

wordline_driver_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

wordline_driver.py

Update copyright year

2024-01-03 14:32:44 -08:00

write_driver_array.py

Update copyright year

2024-01-03 14:32:44 -08:00

write_driver.py

Update copyright year

2024-01-03 14:32:44 -08:00

write_mask_and_array.py

Merge branch 'singleport_refactor' into array_gen

2025-02-24 23:26:28 -08:00