Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 10:39:35 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
f35385f42ac6c440a618828b2459d6e73ef84e83
OpenRAM/compiler/pgates
T
History
Hunter Nichols e292767166 Added graph creation and functions in base class and lower level modules.
2019-04-24 14:23:22 -07:00
..
pand2.py
Added updated analytical characterization with combined models
2019-04-02 01:09:31 -07:00
pbuf.py
Added linear corner factors in analytical delay model.
2019-03-04 00:42:18 -08:00
pdriver.py
Added check to pdriver for 0 fanout which can break compute_sizes.
2019-04-03 17:53:28 -07:00
pgate.py
Convert pgates to use ptx through the factory
2019-01-16 16:30:31 -08:00
pinv.py
Added initial graph for correct naming
2019-04-19 01:27:06 -07:00
pinvbuf.py
Added linear corner factors in analytical delay model.
2019-03-04 00:42:18 -08:00
pnand2.py
Added graph creation and functions in base class and lower level modules.
2019-04-24 14:23:22 -07:00
pnand3.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
pnor2.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
precharge.py
Convert pgates to use ptx through the factory
2019-01-16 16:30:31 -08:00
ptx.py
Added initial graph for correct naming
2019-04-19 01:27:06 -07:00
single_level_column_mux.py
Added more accurate bitline delay capacitance estimations
2019-04-09 01:56:32 -07:00
Powered by Gitea Version: 1.27.2 Page: 845ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API