Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
e80677caf74930e80a813401ce9cd9c111aebf82
OpenRAM/compiler/pgates
T
History
mrg 254e584e35 Cleanup and simplify ptx for multiple technologies
2020-02-25 00:36:22 +00:00
..
pand2.py
Clean up and generalize layer rules.
2019-12-17 11:03:36 -08:00
pand3.py
Clean up and generalize layer rules.
2019-12-17 11:03:36 -08:00
pbuf.py
Clean up and generalize layer rules.
2019-12-17 11:03:36 -08:00
pdriver.py
Clean up and generalize layer rules.
2019-12-17 11:03:36 -08:00
pgate.py
Change default cell height and fix contact width error
2020-02-25 00:34:59 +00:00
pinv.py
Nwell fixes in pgates.
2020-02-06 16:20:09 +00:00
pinvbuf.py
Clean up and generalize layer rules.
2019-12-17 11:03:36 -08:00
pnand2.py
Generalize input y offsets
2020-02-25 00:35:32 +00:00
pnand3.py
Generalize y offsets in pnand3
2020-02-25 00:36:02 +00:00
pnor2.py
Nwell fixes in pgates.
2020-02-06 16:20:09 +00:00
precharge.py
bank: Connect instances by their individual bl/br names
2020-02-12 15:00:50 +01:00
ptristate_inv.py
Cleanup and rename vias.
2020-01-30 01:45:33 +00:00
ptx.py
Cleanup and simplify ptx for multiple technologies
2020-02-25 00:36:22 +00:00
pwrite_driver.py
Nwell fixes in pgates.
2020-02-06 16:20:09 +00:00
single_level_column_mux.py
port_data: Each submodule now specifies their bl/br names
2020-02-12 15:00:50 +01:00
Powered by Gitea Version: 1.27.2 Page: 3593ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API