An open-source static random access memory (SRAM) compiler.
Go to file
mrg e744ffd6ea Move mount to shared target in openram.mk 2022-06-09 06:44:23 -07:00
.github/workflows Set path for FREEPDK45 in ci.yml 2022-05-18 16:59:38 -07:00
compiler Move mount to shared target in openram.mk 2022-06-09 06:44:23 -07:00
docker Update magic to 8.3.310 2022-06-08 14:23:28 -07:00
images Crop boundary of logo 2021-04-21 10:33:19 -07:00
macros Resolve newest netgen version. 2022-06-07 12:10:47 -07:00
technology Remove netlist bl/br swaps on flipped cells 2022-05-23 17:16:36 -07:00
.coveragerc Add coverage excludes 2019-04-29 10:26:39 -07:00
.gitattributes Add over-ride languages 2021-04-21 14:15:24 -07:00
.gitignore Initial commit of sky130 config files 2021-10-04 15:16:28 -07:00
CNAME Add CNAME for github pages 2021-10-08 09:11:43 -07:00
CONTRIBUTING.md More README.md updates 2018-11-15 14:38:28 -08:00
HINTS.md Smalle dits to README and HINTS 2019-12-03 18:29:38 +00:00
LICENSE Fix LICENSE file. 2019-12-07 09:50:05 +10:30
Makefile Move mount to shared target in openram.mk 2022-06-09 06:44:23 -07:00
OpenRAM_ICCAD_2016_paper.pdf Added PDF of ICCAD paper to root directory. 2016-11-28 09:07:27 -08:00
PORTING.md Update options for arguments and readme. 2021-11-16 14:33:35 -08:00
README.md Remove word mastodon. Stupid markdown. 2022-05-04 10:24:48 -07:00
_config.yml Set theme jekyll-theme-dinky 2018-11-16 08:56:44 -08:00
openram.mk Move mount to shared target in openram.mk 2022-06-09 06:44:23 -07:00
requirements.txt Fix subunit name. Add unittest requirement. 2021-02-05 09:48:14 -08:00
setpaths.sh Add PYTHONPATH in setup file 2022-02-18 15:02:16 -08:00

README.md

OpenRAM

Python 3.5 License: BSD 3-clause Download Download

An open-source static random access memory (SRAM) compiler.

What is OpenRAM?

OpenRAM is an award winning open-source Python framework to create the layout, netlists, timing and power models, placement and routing models, and other views necessary to use SRAMs in ASIC design. OpenRAM supports integration in both commercial and open-source flows with both predictive and fabricable technologies.

Documentation

Please take a look at our presentation We have created a detailed presentation that serves as our documentation. This is the most up-to-date information, so please let us know if you see things that need to be fixed.

Basic Setup

Docker

We have a docker setup to run OpenRAM.

Dependencies

The OpenRAM compiler has very few dependencies:

  • Ngspice 34 (or later) or HSpice I-2013.12-1 (or later) or CustomSim 2017 (or later) or Xyce 7.4 (or later)
  • Python 3.6 or higher
  • Various Python packages (pip install -r requirements.txt)
  • Git

If you want to perform DRC and LVS, you will need either:

You must set two environment variables:

  • OPENRAM_HOME should point to the compiler source directory.
  • OPENERAM_TECH should point to one or more root technology directories (colon separated).

Environment

For example add this to your .bashrc:

  export OPENRAM_HOME="$HOME/openram/compiler"
  export OPENRAM_TECH="$HOME/openram/technology"

You may also wish to add OPENRAM_HOME to your PYTHONPATH:

  export PYTHONPATH="$PYTHONPATH:$OPENRAM_HOME"

We include the tech files necessary for [SCMOS] SCN4M_SUBM,
[FreePDK45]. The [SCMOS] spice models, however, are
generic and should be replaced with foundry models. You may get the
entire [FreePDK45 PDK here][FreePDK45].

Sky130 Setup

To install Sky130, you must have the open_pdks files installed in $PDK_ROOT. To install this automatically, you can run:

cd $HOME/openram make pdk

Then you must also install the Sky130 SRAM build space and the appropriate cell views by running:

cd $HOME/openram make install

# Basic Usage

Once you have defined the environment, you can run OpenRAM from the command line
using a single configuration file written in Python.

For example, create a file called *myconfig.py* specifying the following
parameters for your memory:

# Data word size
word_size = 2
# Number of words in the memory
num_words = 16

# Technology to use in $OPENRAM_TECH
tech_name = "scn4m_subm"

# You can use the technology nominal corner only
nominal_corner_only = True
# Or you can specify particular corners
# Process corners to characterize
# process_corners = ["SS", "TT", "FF"]
# Voltage corners to characterize
# supply_voltages = [ 3.0, 3.3, 3.5 ]
# Temperature corners to characterize
# temperatures = [ 0, 25 100]

# Output directory for the results
output_path = "temp"
# Output file base name
output_name = "sram_{0}_{1}_{2}".format(word_size,num_words,tech_name)

# Disable analytical models for full characterization (WARNING: slow!)
# analytical_delay = False

You can then run OpenRAM by executing:

python3 $OPENRAM_HOME/openram.py myconfig

You can see all of the options for the configuration file in $OPENRAM_HOME/options.py

To run designs in Docker, it is suggested to use, for example:

cd openram/macros
make example_config_scn4m_subm

Unit Tests

Regression testing performs a number of tests for all modules in OpenRAM. From the unit test directory ($OPENRAM_HOME/tests), use the following command to run all regression tests:

cd openram/compiler/tests
make -j 3

The -j can run with 3 threads. By default, this will run in all technologies.

To run a specific test:

ce openram/compiler/tests
make 05_bitcell_array_test

To run a specific technology:

cd openram/compiler/tests
TECHS=scn4m_subm make 05_bitcell_array_test

To increase the verbosity of the test, add one (or more) -v options and pass it as an argument to OpenRAM:

ARGS="-v" make 05_bitcell_array_test

Get Involved

Further Help

License

OpenRAM is licensed under the BSD 3-clause License.

Contributors & Acknowledgment

  • Matthew Guthaus from VLSIDA created the OpenRAM project and is the lead architect.
  • James Stine from VLSIARCH co-founded the project.
  • Many students: Hunter Nichols, Michael Grimes, Jennifer Sowash, Yusu Wang, Joey Kunzler, Jesse Cirimelli-Low, Samira Ataei, Bin Wu, Brian Chen, Jeff Butera

If I forgot to add you, please let me know!