Hunter Nichols e6d6680da1 Fixed conflict in delay.py

2018-02-27 13:02:22 -08:00

..

bank.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

bitcell_array.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

bitcell.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

control_logic.py

Fixed conflict in delay.py

2018-02-27 13:02:22 -08:00

delay_chain.py

Change RBL to allow stages and FO for configuration

2018-02-16 11:51:01 -08:00

dff_array.py

Connect dff array clk in rows and columns.

2018-02-14 16:46:26 -08:00

dff.py

Convert dff to VTG transistors in 45nm. Correct pin order in dff library cell.

2018-02-16 10:40:05 -08:00

hierarchical_decoder.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

hierarchical_predecode2x4.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

hierarchical_predecode3x8.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

hierarchical_predecode.py

Organize top-level files into subdirs.

2018-02-09 10:25:24 -08:00

ms_flop_array.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

ms_flop.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

precharge_array.py

Change precharge input from clk to en

2018-02-12 15:32:47 -08:00

precharge.py

Fix typo in precharge.

2018-02-12 15:34:01 -08:00

replica_bitcell.py

Organize top-level files into subdirs.

2018-02-09 10:25:24 -08:00

replica_bitline.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

sense_amp_array.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

sense_amp.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

single_level_column_mux_array.py

Organize top-level files into subdirs.

2018-02-09 10:25:24 -08:00

single_level_column_mux.py

Organize top-level files into subdirs.

2018-02-09 10:25:24 -08:00

tri_gate_array.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

tri_gate.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

wordline_driver.py

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

2018-02-26 16:32:28 -08:00

write_driver_array.py

Organize top-level files into subdirs.

2018-02-09 10:25:24 -08:00

write_driver.py

Organize top-level files into subdirs.

2018-02-09 10:25:24 -08:00