Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 08:44:12 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
de6d9d4699727ef210e98dbc855c1b5d16c3d91c
OpenRAM/technology/scn4m_subm/mag_lib
T
History
Matt Guthaus 3c5dc70ede Comment spice cells. Change replica to short Q to vdd instead of Qbar to gnd.
2018-11-05 10:59:08 -08:00
..
.magicrc
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
cell_1rw_1r.mag
Added gds/sp for scn4m 1rw+1r bitcell. Passes DRC/LVS in both technologies for single and array.
2018-10-26 00:08:13 -07:00
cell_6t.mag
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
convertall.sh
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
dff.mag
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
replica_cell_6t.mag
Comment spice cells. Change replica to short Q to vdd instead of Qbar to gnd.
2018-11-05 10:59:08 -08:00
sense_amp.mag
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
setup.tcl
Remove old setup.tcl and edit one in tech dir
2018-10-20 15:20:15 -07:00
tri_gate.mag
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
write_driver.mag
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
Powered by Gitea Version: 1.27.2 Page: 1460ms Template: 74ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API