This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 17:39:02 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
d315ff18e55e08dc7743a0b7f8d3bd37eed5b0f4
OpenRAM
/
compiler
/
sram
T
History
Matt Guthaus
112d57d90a
Enable riscv tests
2020-09-30 12:39:40 -07:00
..
sram_1bank.py
Exclude bitcells in other local areas not of interest
2020-09-29 12:15:42 -07:00
sram_2bank.py
Clean up and generalize layer rules.
2019-12-17 11:03:36 -08:00
sram_base.py
Enable riscv tests
2020-09-30 12:39:40 -07:00
sram_config.py
Enable riscv tests
2020-09-30 12:39:40 -07:00
sram.py
Added option to output an extended configuration file that includes defaults.
2020-09-08 18:40:39 -07:00