This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 01:24:39 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
b1f3bd97e5c49129474bd672b1d5899d580135e7
OpenRAM
/
compiler
/
router
T
History
Matt Guthaus
88f43cc754
Add the minimum pin enclosure that has DRC correct pin connections.
2018-10-24 16:41:33 -07:00
..
tests
…
direction.py
…
grid_cell.py
…
grid_path.py
…
grid_utils.py
…
grid.py
…
router.py
Add the minimum pin enclosure that has DRC correct pin connections.
2018-10-24 16:41:33 -07:00
signal_grid.py
…
signal_router.py
Change non-preferred route costs.
2018-10-20 14:47:24 -07:00
supply_grid.py
…
supply_router.py
Add the minimum pin enclosure that has DRC correct pin connections.
2018-10-24 16:41:33 -07:00
vector3d.py
…