OpenRAM

golden

Convert unit tests to scn4m_subm

2018-09-17 11:13:46 -07:00

00_code_format_check_test.py

resolved variable name error in 00_code_format test

2018-08-15 03:33:33 -07:00

01_library_drc_test.py

Remove extra conversion to list

2018-07-11 12:07:37 -07:00

02_library_lvs_test.py

Fix option reload problems and checkpointing so that it works properly.

2018-07-11 12:00:15 -07:00

03_contact_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

03_path_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

03_ptx_1finger_nmos_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

03_ptx_1finger_pmos_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

03_ptx_3finger_nmos_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

03_ptx_3finger_pmos_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

03_ptx_4finger_nmos_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

03_ptx_4finger_pmos_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

03_wire_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

04_pbitcell_test.py

Change options in pbitcell test to be global again.

2018-09-05 10:59:41 -07:00

04_pinv_1x_beta_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

04_pinv_1x_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

04_pinv_2x_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

04_pinv_10x_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

04_pinvbuf_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

04_pnand2_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

04_pnand3_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

04_pnor2_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

04_precharge_test.py

Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport

2018-09-18 18:56:15 -07:00

04_replica_pbitcell_test.py

Replacing replica_pbitcell module with a more effiecient verision. replica_pbitcell is now a wrapper for pbitcell in replica_bitcell mode.

2018-09-13 16:53:24 -07:00

04_single_level_column_mux_test.py

Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport

2018-09-18 18:56:15 -07:00

05_bitcell_array_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

05_pbitcell_array_test.py

Add sram_config class. Rename port variables for better description.

2018-08-31 12:03:28 -07:00

06_hierarchical_decoder_test.py

Removing multiport_check option that diabled multiport portion of unit tests. Adding multiport checks to several other modules.

2018-09-12 20:22:12 -07:00

06_hierarchical_predecode2x4_test.py

Removing multiport_check option that diabled multiport portion of unit tests. Adding multiport checks to several other modules.

2018-09-12 20:22:12 -07:00

06_hierarchical_predecode3x8_test.py

Removing multiport_check option that diabled multiport portion of unit tests. Adding multiport checks to several other modules.

2018-09-12 20:22:12 -07:00

07_single_level_column_mux_array_test.py

Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport

2018-09-18 18:56:15 -07:00

08_precharge_array_test.py

Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport

2018-09-18 18:56:15 -07:00

08_wordline_driver_test.py

Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport

2018-09-18 18:56:15 -07:00

09_sense_amp_array_test.py

Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport

2018-09-18 18:56:15 -07:00

10_write_driver_array_test.py

Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport

2018-09-18 18:56:15 -07:00

11_dff_array_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

11_dff_buf_array_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

11_dff_buf_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

11_dff_inv_array_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

11_dff_inv_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

12_tri_gate_array_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

13_delay_chain_test.py

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

14_replica_bitline_test.py

Altering control logic for read ports and write ports, by including only read or write specific circuitry. Altering replica bitline layout to support multiport

2018-09-25 20:00:25 -07:00

16_control_logic_test.py

Removing we_b signal from write ports since it is redundant.

2018-10-04 09:31:04 -07:00

19_bank_select_test.py

Making changes to bank select for multiport. The height of the nor gate using pbitcell was too short and one of the contacts violated drc. Extended height of nor by drc spacing violation so it could pass in multiport.

2018-09-27 02:01:32 -07:00

19_multi_bank_test.py

Add sram_config class. Rename port variables for better description.

2018-08-31 12:03:28 -07:00

19_pmulti_bank_test.py

Making changes to bank select for multiport. The height of the nor gate using pbitcell was too short and one of the contacts violated drc. Extended height of nor by drc spacing violation so it could pass in multiport.

2018-09-27 02:01:32 -07:00

19_psingle_bank_test.py

Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport

2018-09-18 18:56:15 -07:00

19_single_bank_test.py

Add sram_config class. Rename port variables for better description.

2018-08-31 12:03:28 -07:00

20_psram_1bank_test.py

Improvements to functional test. Now will read or write in a random sequence, using randomly generated words and addresses, and using random ports in the multiported cases. Functional test still has some bugs that are being worked out so it will sometimes fail and sometimes not fail.

2018-10-08 06:34:36 -07:00

20_sram_1bank_test.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

20_sram_2bank_test.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

20_sram_4bank_test.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

21_hspice_delay_test.py

Made global names for pins types. Fixed bugs in tests.

2018-10-04 14:06:43 -07:00

21_hspice_setuphold_test.py

Convert unit tests to scn4m_subm

2018-09-17 11:13:46 -07:00

21_ngspice_delay_test.py

Made global names for pins types. Fixed bugs in tests.

2018-10-04 14:06:43 -07:00

21_ngspice_setuphold_test.py

Convert unit tests to scn4m_subm

2018-09-17 11:13:46 -07:00

22_hspice_psram_func_test.py

Improvements to functional test. Now will read or write in a random sequence, using randomly generated words and addresses, and using random ports in the multiported cases. Functional test still has some bugs that are being worked out so it will sometimes fail and sometimes not fail.

2018-10-08 06:34:36 -07:00

22_hspice_sram_func_test.py

Improvements to functional test. Now will read or write in a random sequence, using randomly generated words and addresses, and using random ports in the multiported cases. Functional test still has some bugs that are being worked out so it will sometimes fail and sometimes not fail.

2018-10-08 06:34:36 -07:00

22_ngspice_psram_func_test.py

Improvements to functional test. Now will read or write in a random sequence, using randomly generated words and addresses, and using random ports in the multiported cases. Functional test still has some bugs that are being worked out so it will sometimes fail and sometimes not fail.

2018-10-08 06:34:36 -07:00

22_ngspice_sram_func_test.py

Improvements to functional test. Now will read or write in a random sequence, using randomly generated words and addresses, and using random ports in the multiported cases. Functional test still has some bugs that are being worked out so it will sometimes fail and sometimes not fail.

2018-10-08 06:34:36 -07:00

23_lib_sram_model_test.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

23_lib_sram_prune_test.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

23_lib_sram_test.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

24_lef_sram_test.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

25_verilog_sram_test.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

26_pex_test.py

Renaming functional tests to include spice exe used. Renaming pex test to separate functional tests from pex test.

2018-09-30 22:39:37 -07:00

30_openram_test.py

Close output log in test 30 to avoid warning

2018-07-26 14:01:40 -07:00

config_20_freepdk45.py

Remove banks from test configs

2018-09-24 11:41:51 -07:00

config_20_scn3me_subm.py

Remove banks from test configs

2018-09-24 11:41:51 -07:00

config_20_scn4m_subm.py

Remove banks from test configs

2018-09-24 11:41:51 -07:00

regress.py

Add DRC/LVS/PEX statistics in verbose=1 mode

2018-07-11 11:59:24 -07:00

sram1_TT_5p0V_25C.lib

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

sram1.gds

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

sram1.lef

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

sram1.sp

Add sketch for power grid routing code

2018-08-29 15:34:16 -07:00

testutils.py

Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport

2018-09-18 18:56:15 -07:00