Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
95a86885061c78575e201476bcff45520d0b958b
OpenRAM/compiler/base
T
History
Matt Guthaus 95a8688506 Rewrite blockage routines in router. Clean up GdsMill code.
2018-08-28 10:43:45 -07:00
..
contact.py
Fix analytical power of contact with new hierarchy_design level introduced.
2018-07-10 10:17:23 -07:00
design.py
Refactor banked SRAM into multiple files and dynamically load in SRAM
2018-07-10 14:17:09 -07:00
geometry.py
Update router to work with pin_layout structure.
2018-08-28 10:43:44 -07:00
hierarchy_design.py
Update router to work with pin_layout structure.
2018-08-28 10:43:44 -07:00
hierarchy_layout.py
Rewrite blockage routines in router. Clean up GdsMill code.
2018-08-28 10:43:45 -07:00
hierarchy_spice.py
Update router to work with pin_layout structure.
2018-08-28 10:43:44 -07:00
lef.py
Remove carriage returns form python files
2018-08-07 09:44:01 -07:00
path.py
Merge branch 'dev' of github.com:mguthaus/OpenRAM into dev
2018-02-09 10:25:28 -08:00
pin_layout.py
Convert entire OpenRAM to use python3. Works with Python 3.6.
2018-05-14 16:15:45 -07:00
route.py
Update router to work with pin_layout structure.
2018-08-28 10:43:44 -07:00
utils.py
Update router to work with pin_layout structure.
2018-08-28 10:43:44 -07:00
vector.py
Organize top-level files into subdirs.
2018-02-09 10:25:24 -08:00
verilog.py
Move last few modules to base dir
2018-02-09 10:29:37 -08:00
wire.py
Merge branch 'dev' of github.com:mguthaus/OpenRAM into dev
2018-02-09 10:25:28 -08:00
Powered by Gitea Version: 1.27.2 Page: 1420ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API